Patent Application
20180019180
The present invention relates to a semiconductor module used for, for example, switching high current or for the other like purposes, and a power converter using the semiconductor module.
Japanese laid-open patent publication No. 2014-130875 discloses an insulating substrate including a ceramic plate and electrodes formed on upper and lower surfaces of the ceramic plate. A base plate is fixed to one of the electrodes with a metal joining member, and a semiconductor device is fixed to the other one of the electrodes with a metal joining member.
A semiconductor module used for power control has a semiconductor chip mounted thereon. Such a semiconductor chip includes an insulated gate bipolar transistor (IGBT), a metal-oxide silicon field effect transistor (MOSFET), and a freewheeling diode (FWDi). This semiconductor module is known as a power module. The power module includes: an insulating substrate soldered on a heat sink; and a semiconductor chip soldered on a metal pattern on the insulating substrate.
An inverter device, as a product employing the power module, is required to achieve lower loss and to be downsized. Logically, the semiconductor module is also required to achieve lower loss and to be downsized. The lower loss can be achieved with a thinner semiconductor chip and an optimized semiconductor chip structure. The downsizing is achieved with an optimized package structure. However, in the downsized semiconductor module, semiconductor chips are densely arranged to make a heat dissipation area small. Thus, the heat dissipation might be compromised. The insulating substrate may have a thinner insulating layer to prevent the heat dissipation from compromising.
Thus, there is a recent trend that the semiconductor chips are designed to be thinner to achieve the semiconductor module with lower loss, and that the insulating layer of the insulating substrate is designed to be thinner for achieving higher heat dissipation.
The semiconductor chips and the insulating substrate are joined together with first solder. The insulating substrate and the heat sink are joined together with second solder. When the semiconductor module is used to operate in a pattern involving a large difference between joining temperature for the semiconductor chips and casing temperature, the difference among the semiconductor chips, the insulating substrate, and the heat sink in a linear expansion coefficient causes thermal fatigue in the first solder and the second solder. The thermal fatigue might lead to a crack in the first solder and the second solder that leads to the degradation of the heat dissipation, resulting in a shorter service life.
The first solder receives large stress strain due to temperature change, when the semiconductor chip is formed of a material such as SiC with a physical property of being harder than Si. The stress strain on the first solder becomes even larger when the insulating layer is thin to lead to a shorter service life of the semiconductor module.
The semiconductor chips may be designed to be thinner to reduce stress strain on the first solder. Unfortunately, thinning of a wafer made of SiC, a harder material than Si, involves heavy wearing of a polishing tool used, leading to low mass production efficiency.
The present invention is made in view of the situation described above, and an object of the present invention is to provide a semiconductor module and a power converter in which high heat dissipation can be ensured for semiconductor chips.
The features and advantages of the present invention may be summarized as follows.
According to one aspect of the present invention, a semiconductor module includes an insulating substrate including an insulating layer, a first metal pattern formed on an upper surface of the insulating layer, and a second metal pattern formed on a lower surface of the insulating layer, a semiconductor chip that is formed of SiC and is fixed to the first metal pattern with a first metal joining member, and a heat sink that is fixed to the second metal pattern with a second metal joining member. The semiconductor chip has a thickness that is equal to or larger than 0.25 mm and equal to or smaller than 0.35 mm, and the insulating layer has a thickness that is larger than the thickness of the semiconductor chip by a factor of 2.66 inclusive to 5 inclusive.
Other and further objects, features and advantages of the invention will appear more fully from the following description.
Semiconductor modules and a power converter according to embodiments of the present invention are described with reference to the drawings. The same or corresponding components are denoted with the same reference numerals, and a redundant description may be omitted as appropriate.
Semiconductor chips 18 and 22 are fixed on the first metal pattern 12b with first metal joining members 16 and 20. The semiconductor chips 18 and 22 are formed of SiC. For example, the semiconductor chip 18 is an Insulated Gate Bipolar Transistor (IGBT), and the semiconductor chip 22 is a freewheeling diode. Generally, semiconductor chips or wafers formed of SiC are designed to have a thickness of 0.25 mm to 0.35 mm. For example, an n-type SiC wafer having a thickness of 350 μm is disclosed in the paragraph 0005 in Japanese laid-open patent publication No. 2014-82361. The semiconductor chips 18 and 22 of the semiconductor module according to first embodiment of the present invention each have a thickness Z2 that is equal to or larger than 0.25 mm and equal to or smaller than 0.35 mm.
A heat sink 10 is fixed to a second metal pattern 12c with a second metal joining member 14. The heat sink 10 is formed of a material featuring high heat dissipation such as metal. For example, the first metal joining members 16 and 20 and the second metal joining member 14 are solders. The second metal joining member 14 includes: directly below portions 14a disposed directly below the semiconductor chips 18 and 22; and a non-directly below portion 14b that continues to the directly below portions 14a and is not disposed directly below the semiconductor chips 18 and 22. An area where the second metal joining member 14 is formed is larger than an area where each of the first metal joining members 16 and 20 is formed.
The insulating layer 12a and the semiconductor chips 18 and 22 satisfy the following relationship in terms of a physical property and a linear expansion coefficient. More specifically, the thicker insulating layer 12a leads to smaller strain on the first metal joining members 16 and 20 below the semiconductor chips 18 and 22 and to larger strain on the second metal joining member 14 below the insulating substrate 12. Such a relationship is also satisfied in general cases other than a case where the insulating layer 12a is formed of AlN and the semiconductor chips 18 and 22 are formed of SiC.
When the portions of the semiconductor module repeatedly expand and contract in a heat cycle, a crack is formed in an end portion of each of the first metal joining members 16 and 20, and in an end portion of the second metal joining member 14.
The sizes of the cracks 20a and 14c can be controlled with the thickness of the insulating layer 12a as described above. In first embodiment of the present invention, the insulating layer 12a has a thickness Z1 larger than the thickness Z2 of each of the semiconductor chips 18 and 22 by a factor of 2.66 inclusive to 5 inclusive. Thus, the insulating layer 12a is designed to be thick so that the crack decreases in the first metal joining members 16 and 20 below the semiconductor chips 18 and 22, and increases in the second metal joining member 14 below the insulating substrate 12.
Thus, the crack is prevented from being formed in the first metal joining members 16 and 22 so as not to largely degrade the heat dissipation for the semiconductor chips 18 and 20, but is formed in the non-directly below portion 14b of the second metal joining member 14 because the crack formed in such a portion is less likely to adversely affect the heat dissipation for the semiconductor chips 18 and 20. Thus, high heat dissipation can be ensured for the semiconductor chips. The crack is likely to be formed in the first metal joining members 16 and 20 especially when the semiconductor chips 18 and 20 are made of a hard material such as SiC. All things considered, with the formation of the crack controlled as described above, the crack formed in the first metal joining members 16 and 20 due to the thermal fatigue can be prevented or reduced.
As described above, in the semiconductor module according to first embodiment of the present invention, the cracks formed in the first metal joining members 16 and 20 are smaller than the crack formed in the second metal joining member 14. Thus, a relatively large crack is formed in the second metal joining member 14. Still, the semiconductor chips 18 and 20 are formed at center portions of the insulating substrate 12 in plan view. Thus, the crack may be formed in the non-directly below portion 14b but is not formed in the directly-below portion 14a. All things considered, the heat dissipation for the semiconductor chips 18 and 22 is not largely compromised.
The insulating substrate 12 with the semiconductor chips 18 and 20 formed of SiC can withstand high current and thus is designed to be large. With such a design, the non-directly below portion 14b of the second metal joining member 14 has a large area, and thus the crack formed in the non-directly below portion 14b is less likely to reach the directly below portion 14a.
The semiconductor module according to first embodiment of the present invention can be modified in various ways without compromising the feature described above. For example, any number of semiconductor chips may be fixed on the insulating substrate 12. The same applies to semiconductor modules and a power converter according to embodiments described below. The semiconductor modules and the power converter according to the embodiments described below are similar to those according to first embodiment, and thus their differences from first embodiment are mainly described.
Here, the larger strain acts on the second metal joining member 14 below the insulating substrate 12 than on the first metal joining members 16 and 20. However, when the semiconductor chip is formed of SiC as illustrated in a section B in
As illustrated in sections C, D, and E in
A terminal 56 extending out of the casing 50 is connected to the printed circuit board 54. The terminal 56 functions as a signal terminal. A main terminal 70 extending out of the casing 50 is fixed to the casing 50. A lid 74 is attached to the casing 50. This semiconductor module with the casing 50 incorporating the control IC 64 in which the driving circuit and the protection circuit for the semiconductor chip 18 are integrated is referred to as an intelligent power module (IPM). The IPM is required to be more downsized than semiconductor modules. When the chips are densely arranged due to the downsizing of the package, heat density in the IPM becomes high, and thus the chip joining temperate largely changes while the IPM is under operation. In such a situation, the configuration described in first or second Embodiment may be employed so that high heat dissipation can be ensured for the semiconductor chip.
A power converter may include the semiconductor module, according to any one of Embodiments 1 to 3, featuring a small size, a dense arrangement, and a long service life. Thus, the power converter can have a smaller casing size with less design limitation imposed on a casing and a bus bar of the power converter. Conventionally, the number of control power devices of an inverter has been limited because the arrangement of the semiconductor module to be mounted has been limited due to the casing size of the inverter. In this regard, the semiconductor module according to the present invention can be more freely arranged in the power converter, whereby a larger number of control power devices can be mounted. All things considered, an inverter with an improved function can be achieved.
The technical features described in the embodiments described above can be combined as appropriate to be used.
In the present invention, formation of a crack is prevented in a first metal joining member formed directly below a semiconductor chip, but is tolerated in a second metal joining member below an insulating substrate, formed to be large when a SiC semiconductor chip is used, and thus high heat dissipation can be ensured for the semiconductor chip.
Obviously many modifications and variations of the present invention are possible in the light of the above teachings. It is therefore to be understood that within the scope of the appended claims the invention may be practiced otherwise than as specifically described.
| Number | Date | Country | Kind |
|---|---|---|---|
| 2016-137730 | Jul 2016 | JP | national |
