This invention relates to the field of integrated circuits. More particularly, this invention relates to fabrication processes for integrated circuits.
An integrated circuit may contain a palladium layer in the interconnect region, for example as a cap layer of a bond pad at the top surface of the integrated circuit, or as an interconnect element in the interconnect region. The palladium layer may be formed by forming a palladium layer in a recess and on an existing top surface of the integrated circuit, followed by a chemical mechanical polish (CMP) operation to remove unwanted palladium from the top surface, leaving palladium in the recess. Attaining desired removal rates of palladium using a CMP operation may require polish pad pressures and speeds which may undesirably reduce pad life and increase fabrication cost of the integrated circuit.
The following presents a simplified summary in order to provide a basic understanding of one or more aspects of the invention. This summary is not an extensive overview of the invention, and is neither intended to identify key or critical elements of the invention, nor to delineate the scope thereof. Rather, the primary purpose of the summary is to present some concepts of the invention in a simplified form as a prelude to a more detailed description that is presented later.
An integrated circuit may be formed using a palladium CMP operation. The CMP operation includes forming a palladium CMP slurry containing between 25 and 125 parts per million (ppm) of aluminum at a pH between 2.0 and 3.0, and polishing a palladium layer at a surface of the integrated circuit at a pad pressure less than 9 pounds per square inch (psi) at a surface speed between 1.9 and 2.2 meters per second, with a palladium removal rate of more than 80 nanometers per minute.
The present invention is described with reference to the attached figures, wherein like reference numerals are used throughout the figures to designate similar or equivalent elements. The figures are not drawn to scale and they are provided merely to illustrate the invention. Several aspects of the invention are described below with reference to example applications for illustration. It should be understood that numerous specific details, relationships, and methods are set forth to provide an understanding of the invention. One skilled in the relevant art, however, will readily recognize that the invention can be practiced without one or more of the specific details or with other methods. In other instances, well-known structures or operations are not shown in detail to avoid obscuring the invention. The present invention is not limited by the illustrated ordering of acts or events, as some acts may occur in different orders and/or concurrently with other acts or events. Furthermore, not all illustrated acts or events are required to implement a methodology in accordance with the present invention.
The present invention is a palladium CMP operation that includes forming a palladium CMP slurry containing between 25 and 125 parts per million (ppm) of aluminum at a pH between 2.0 and 3.0, and polishing the integrated circuit at a pad pressure less than 9 pounds per square inch (psi) at a surface speed between 1.9 and 2.2 meters per second, with a palladium removal rate of more than 80 nanometers per minute. In a first embodiment, an integrated circuit may be formed by a process of forming a dielectric layer on the integrated circuit, forming a bond pad recess in the dielectric layer, forming a palladium layer over the dielectric layer and in the bond pad recess, and removing the palladium over the dielectric layer with a CMP operation that leaves a palladium bond pad cap in the bond pad recess. The CMP operation includes forming a palladium CMP slurry containing between 25 and 125 parts per million (ppm) of aluminum at a pH between 2.0 and 3.0, and polishing the integrated circuit at a pad pressure less than 9 pounds per square inch (psi) at a surface speed between 1.9 and 2.2 meters per second, with a palladium removal rate of more than 80 nanometers per minute. Subsequently, an external bond element such as a solder bump or a ball bond is formed on the palladium bond pad cap.
In a second embodiment, an integrated circuit may be formed by a process of forming a first dielectric layer in an interconnect region of the integrated circuit, forming an interconnect recess, such as an interconnect trench, in the first dielectric layer, forming a palladium layer over the first dielectric layer and in the interconnect recess, and removing the palladium over the first dielectric layer with a CMP operation that leaves a palladium interconnect element in the interconnect recess. Subsequently, a second dielectric layer is formed over the first dielectric layer and the palladium interconnect element, and a second interconnect element is formed in the second dielectric layer to contact the palladium interconnect element.
A palladium CMP operation is performed on the integrated circuit 1000. In one version of the instant embodiment, a starting mixture for a palladium CMP slurry 1012 may be formed by adding between 1 and 6 percent of an abrasive powder such as silica or ceria to an aqueous solution of 3 to 15 percent oxycarboxylic acid ether. In another version of the instant embodiment, the starting mixture for the palladium CMP slurry 1012 may be formed by adding between 0.5 and 20 percent of the abrasive powder to an aqueous solution of 1 to 20 percent glycol ether. A pH of the slurry 1012 is adjusted to between 2.0 and 3.0, for example by adding acid to the slurry 1012. Between 25 and 125 ppm aluminum 1014, referenced to the abrasive powder, is added to the slurry 1012. The aluminum 1014 may be in the form of aluminum powder, aluminum oxide powder, an aluminum salt such as aluminum chloride, or other form of aluminum which dissolves in the slurry 1012. In a further version of the instant embodiment, the aluminum 1014 in the slurry 1012 is between 50 and 100 ppm of the abrasive powder. Optionally, between 20 and 100 ppm of magnesium 1016 may be added to the slurry 1012.
The palladium CMP slurry 1012 is applied to a top surface of the palladium layer 1010. A CMP polishing pad 1018 is applied to the palladium CMP slurry 1012 over the integrated circuit 1000 at a pressure less than 9 psi and a surface speed between 1.9 and 2.2 meters per second. Palladium is removed from the palladium layer 1010 at a rate of at least 80 nanometers per minute.
Referring to
Referring to
A palladium CMP slurry 2016 containing aluminum particles 2018 and possibly magnesium particles 2020 is formed as described in reference to
Referring to
Referring to
While various embodiments of the present invention have been described above, it should be understood that they have been presented by way of example only and not limitation. Numerous changes to the disclosed embodiments can be made in accordance with the disclosure herein without departing from the spirit or scope of the invention. Thus, the breadth and scope of the present invention should not be limited by any of the above described embodiments. Rather, the scope of the invention should be defined in accordance with the following claims and their equivalents.
Number | Date | Country | |
---|---|---|---|
61420423 | Dec 2010 | US |