Patent Grant
10886232
Embodiments of the present disclosure generally relate to semiconductor package structures and methods of forming the same. More specifically, embodiments described herein relate to structures of thin-form-factor semiconductor packages and methods of forming the same.
Due to an ever-increasing demand for miniaturized electronic devices and components, integrated circuits have evolved into complex 2.5D and 3D devices that can include millions of transistors, capacitors, and resistors on a single chip. The evolution of chip design has resulted in greater circuit density to improve the process capability and speed of integrated circuits. The demand for faster processing capabilities with greater circuit densities imposes corresponding demands on the materials, structures, and processes used in the fabrication of integrated circuit packages. Alongside these trends toward greater integration and performance, however, there exists the perpetual pursuit for reduced manufacturing costs.
Conventionally, integrated circuit packages have been fabricated on organic package substrates due to the ease of forming features and connections therein, as well as the relatively low package manufacturing costs associated with organic composites. However, as circuit densities are increased and electronic devices are further miniaturized, the utilization of organic package substrates becomes impractical due to limitations with material structuring resolution to sustain device scaling and associated performance requirements. More recently, 2.5D and/or 3D integrated circuit packages have been fabricated utilizing passive silicon interposers placed on organic package substrates as redistribution layers to compensate for some of the limitations associated with organic package substrates. Silicon interposer utilization is driven by the potential for high-bandwidth density, lower-power chip-to-chip communication, and heterogeneous integration requirements in advanced packaging applications. Yet, the formation of features in silicon interposers, such as through-silicon vias (TSVs), is still difficult and costly. In particular, high costs are imposed by high-aspect-ratio silicon via etching, chemical mechanical planarization, and semiconductor back end of line (BEOL) interconnection.
Therefore, what is needed in the art are improved semiconductor package structures for advanced packaging applications and methods of forming the same.
In one embodiment, a package assembly is provided. The package assembly includes a silicon frame having a first surface opposite a second surface and at least one cavity with a semiconductor die disposed therein. The frame further includes a via having a via surface defining an opening that extends through the frame from the first surface to the second surface. An insulating layer is formed over the first surface and the second surface and contacts at least a portion of each side of the semiconductor die. An electrical connection is disposed within the via, and the insulating layer is disposed between the electrical interconnection and the via surface.
In one embodiment, a package assembly is provided. The package assembly includes an embedded die assembly having a frame that comprises silicon, an oxide layer disposed over surfaces of the frame, and one or more semiconductor dies disposed within the frame and having an integrated circuit formed thereon. An insulating layer is formed on the oxide layer and includes an epoxy resin material having ceramic particles disposed therein. The package assembly further includes one or more metal interconnections disposed within a portion of the embedded die assembly. In some configurations, the oxide layer is disposed over all exposed surfaces of the frame, and thus surrounds the frame.
In one embodiment, a package assembly is provided. The package assembly includes an embedded die assembly having a frame that comprises silicon, one or more semiconductor dies disposed within the frame, a first insulating layer formed on the frame, and one or more electrical interconnections disposed through the frame or the first insulating layer. The first insulating layer is formed of an epoxy resin material having ceramic particles. A redistribution layer is further formed on the embedded die assembly and includes a second insulating layer formed on the first insulating layer and one or more electrical redistribution connections disposed therethrough.
So that the manner in which the above recited features of the present disclosure can be understood in detail, a more particular description of the disclosure, briefly summarized above, may be had by reference to embodiments, some of which are illustrated in the appended drawings. It is to be noted, however, that the appended drawings illustrate only exemplary embodiments and are therefore not to be considered limiting of its scope, and may admit to other equally effective embodiments.
To facilitate understanding, identical reference numerals have been used, where possible, to designate identical elements that are common to the figures. It is contemplated that elements and features of one embodiment may be beneficially incorporated in other embodiments without further recitation.
The present disclosure relates to methods and apparatus for forming a thin-form-factor semiconductor package. In one embodiment, a substrate is structured, or shaped, by micro-blasting to enable formation of interconnections therethrough. In another embodiment, a substrate is structured by direct laser patterning. The substrate is thereafter utilized as a package frame for forming one or more semiconductor packages with dies disposed therein. In still other embodiments, the substrate is utilized as a frame for a semiconductor device stack, such as a dynamic random-access memory (DRAM) stack.
The methods and apparatus disclosed herein further include novel thin-form-factor semiconductor package structures intended to replace more conventional package structures utilizing glass fiber-filled epoxy frames and silicon interposers as redistribution layers. Generally, the scalability of current packages is limited by the rigidity and planarity of the materials utilized to form the various package structures (e.g., epoxy molding compound, FR-4 and FR-5 grade woven fiberglass cloth with epoxy resin binders, and the like). The intrinsic properties of these materials cause difficulty in patterning fine (e.g., less than 50 μm) features therein. Furthermore, as a result of the thermal properties of current package materials, coefficient of thermal expansion (CTE) mismatch may occur between the packaging substrate, the molding compound, and any semiconductor dies integrated therein and thus, current package structures necessitate larger solder bumps with greater spacing to mitigate any warpage caused by the CTE mismatch. Accordingly, conventional package structures are characterized by low die-to-package area ratios and low through-package bandwidths, resulting in decreased overall power efficiency. The methods and apparatus disclosed herein provide semiconductor package structures that overcome many of the disadvantages associated with conventional package structures described above.
In general, the method 100 includes structuring a substrate to be used as a package frame at operation 110, further described in greater detail with reference to
The method 200 begins at operation 210 and corresponding
Unless otherwise noted, embodiments and examples described herein are conducted on substrates having a thickness between about 50 μm and about 1000 μm, such as between about 90 μm and about 780 μm. For example, the substrate 302 has a thickness between about 100 μm and about 300 μm, such as a thickness between about 110 μm and about 200 μm. In another example, the substrate 302 has a thickness between about 60 μm and about 160 μm, such as a thickness between about 80 μm and about 120 μm.
Prior to operation 210, the substrate 302 may be sliced and separated from a bulk material by wire sawing, scribing and breaking, mechanical abrasive sawing, or laser cutting. Slicing typically causes mechanical defects or deformities in substrate surfaces formed therefrom, such as scratches, micro-cracking, chipping, and other mechanical defects. Thus, the substrate 302 is exposed to a first damage removal process at operation 210 to smoothen and planarize surfaces thereof and remove any mechanical defects in preparation for later structuring and packaging operations. In some embodiments, the substrate 302 may further be thinned by adjusting the process parameters of the first damage removal process. For example, a thickness of the substrate 302 may be decreased with increased exposure to the first damage removal process.
The damage removal process at operation 210 includes exposing the substrate 302 to a substrate polishing process and/or an etch process followed by rinsing and drying processes. In some embodiments, operation 210 includes a chemical mechanical polishing (CMP) process. In one embodiment, the etch process is a wet etch process including a buffered etch process that is selective for the removal of desired materials (e.g., contaminants and other undesirable compounds). In other embodiments, the etch process is a wet etch process utilizing an isotropic aqueous etch process. Any suitable wet etchant or combination of wet etchants may be used for the wet etch process. In one embodiment, the substrate 302 is immersed in an aqueous HF etching solution for etching. In another embodiment, the substrate 302 is immersed in an aqueous KOH etching solution for etching.
In some embodiments, the etching solution is heated to a temperature between about 30° C. and about 100° C. during the etch process, such as between about 40° C. and about 90° C. For example, the etching solution is heated to a temperature of about 70° C. In still other embodiments, the etch process at operation 210 is a dry etch process. An example of a dry etch process includes a plasma-based dry etch process. The thickness of the substrate 302 is modulated by controlling the time of exposure of the substrate 302 to the etchants (e.g., the etching solution) used during the etch process. For example, a final thickness of the substrate 302 is reduced with increased exposure to the etchants. Alternatively, the substrate 302 may have a greater final thickness with decreased exposure to the etchants.
At operations 220 and 230, the now planarized and substantially defect-free substrate 302 has one or more features, such as vias 303 and cavities 305, patterned therein and smoothened (one cavity 305 and four vias 303 are depicted in the lower cross-section of the substrate 302 in
In embodiments where the substrate 302 has a thickness less than about 200 μm, such as a thickness of about 100 μm, or a thickness of about 50 μm, the substrate 302 may first be coupled to an optional carrier plate 406 as depicted in
The substrate 302 may be coupled to the carrier plate 406 via an adhesive layer 408. The adhesive layer 408 is formed of any suitable temporary bonding material, including but not limited to wax, glue, or similar bonding material. The adhesive layer 408 is applied onto the carrier plate 406 by mechanical rolling, pressing, lamination, spin coating, or doctor-blading. In one embodiment, the adhesive layer 408 is a water-soluble or solvent-soluble adhesive layer. In other embodiments, the adhesive layer 408 is a UV release adhesive layer. In still other embodiments, the adhesive layer 408 is a thermal release adhesive layer. In such embodiments, the bonding properties of the adhesive layer 408 degrade upon exposure to heat treatment, for example, by exposing the adhesive layer 408 to temperatures above 110° C., such as above 150° C. The adhesive layer 408 may further include one or more layers of additional films (not shown), such as a liner, a base film, a pressure-sensitive film, and other suitable layers.
In some embodiments, after bonding of the substrate 302 to the carrier plate 406, a resist film is applied to the substrate 302 to form a resist layer 404, depicted in
The substrate 302 generally has a substantially planar surface upon which the resist layer 404 is formed. In some embodiments, such as those illustrated in
In one embodiment, such as the embodiment illustrated in
After formation of the resist layer 404, the substrate 302 having the resist layer 404 formed thereon is exposed to electromagnetic radiation to pattern the resist layer 404, depicted in
In the embodiment illustrated by
The resist layer 404 may be formed of any material having a suitable hardness after the resist layer 404 has been patterned, such as, for example, after exposing a negative photoresist to electromagnetic radiation to cause cross-linking of the material in the resist. In general, the resist layer 404 needs to have one or more desirable mechanical properties after the resist layer 404 has been patterned (e.g., deposited, exposed and developed). In one embodiment, the resist layer 404 is formed of a material having a Shore A scale hardness value of between 40 and 90, such as between 60 and 70 after patterning. For example, the resist layer 404 is formed of a material having a Shore A scale hardness value of about 65 after patterning. In one embodiment, the resist layer 404 is formed of a material having a tensile strength of between about 0.5 MPa and about 10 MPa, such as between about 1 MPa and about 8 MPa after patterning. For example, the resist layer 404 may be formed of a material having a tensile strength of about 7 MPa after patterning. In one embodiment, the resist layer 404 is formed of a polydimethylsiloxane material. In other embodiments, the resist layer 404 is formed of polyvinyl alcohol, triester with 2-ethyl-2-(hydroxymethyl)-1, 3-propanediol, or the like.
Following patterning of the resist layer 404, the substrate 302 having the resist layer 404 formed thereon is micro-blasted to form a desired pattern in the substrate 302 as depicted in
The micro-blasting process is determined by the material properties of the powder particles 309, the momentum of the powder particles that strike the exposed surface of the substrate 302 and the material properties of the substrate 302 along with, when applicable, the selectively-exposed portions of the resist layer 404. To achieve desired substrate patterning characteristics, adjustments are made to the type and size of the powder particles 309, the size and distance of the abrading system's applicator nozzle to the substrate 302, the pressure, which correlates to the velocity and flow rate, of the carrier gas utilized to propel the powder particles 309, and the density of the powder particles 309 in the fluid stream. For example, a desired fluid pressure of the carrier gas used for propelling the powder particles 309 toward the substrate 302 for a desired fixed micro-blasting device nozzle orifice size is determined based on the materials of the substrate 302 and the powder particles 309. In one embodiment, the fluid pressure utilized to micro-blast the substrate 302 ranges from between about 50 psi and about 150 psi, such as between about 75 psi and about 125 psi, to achieve a carrier gas and particle velocity of between about 300 and about 1000 meters per second (m/s) and/or a flow rate of between about 0.001 and about 0.002 cubic meters per second (m3/s). For example, the fluid pressure of an inert gas (e.g., nitrogen (N2), CDA, argon) that is utilized to propel the powder particles 309 during micro-blasting is about 95 psi to achieve a carrier gas and particle velocity of about 2350 m/s. In one embodiment, the applicator nozzle utilized to micro-blast the substrate 302 has an inner diameter of between about 0.1 and about 2.5 millimeters (mm) that is disposed at a distance between about 1 mm and about 5 mm from the substrate 302, such as between about 2 mm and about 4 mm. For example, the applicator nozzle is disposed at a distance of about 3 mm from the substrate 302 during micro-blasting.
Generally, the micro-blasting process is performed with powder particles 309 having a sufficient hardness and high melting point to prevent particle adhesion upon contact with the substrate 302 and/or any layers formed thereon. For example, the micro-blasting process is performed utilizing powder particles 309 formed of a ceramic material. In one embodiment, the powder particles 309 utilized in the micro-blasting process are formed of aluminum oxide (Al2O3). In another embodiment, the powder particles 309 are formed of silicon carbide (SiC). Other suitable materials for the powder particles 309 are also contemplated. The powder particles 309 generally range in size between about 15 μm and about 60 μm in diameter, such as between about 20 μm and about 40 μm in diameter. For example, the powder particles 309 are an average particle size of about 27.5 μm in diameter. In another example, the powder particles 309 have an average particle size of about 23 μm in diameter.
The effectiveness of the micro-blasting process at operation 220 and depicted in
In embodiments where the resist layer 404 is a photoresist, such as the embodiment depicted in
The processes described above for forming features in the substrate 302 at operation 220 may cause unwanted mechanical defects on the surfaces of the substrate 302, such as chipping and cracking. Therefore, after performing operation 220 to form desired features in the substrate 302, the substrate 302 is exposed to a second damage removal and cleaning process at operation 230 to smoothen the surfaces of the substrate 302 and remove unwanted debris, followed by a stripping of the resist layer 404 and optional debonding of the substrate 302 from the carrier plate 406.
The second damage removal process at operation 230 is substantially similar to the first damage removal process at operation 210 and includes exposing the substrate 302 to an etch process, followed by rinsing and drying. The etch process proceeds for a predetermined duration to smoothen the surfaces of the substrate 302, and in particular, the surfaces exposed to the micro-blasting process. In another aspect, the etch process is utilized to remove undesired debris remaining from the micro-blasting process. Leftover powder particles adhering to the substrate 302 may be removed during the etch process.
In one embodiment, the etch process is a wet etch process utilizing a buffered etch process preferentially etching the substrate surface versus the resist layer 404 material. For example, the buffered etch process is selective for polyvinyl alcohol. In other embodiments, the etch process is a wet etch process utilizing an aqueous etch process. Any suitable wet etchant or combination of wet etchants may be used for the wet etch process. In one embodiment, the substrate 302 is immersed in an aqueous HF etching solution for etching. In another embodiment, the substrate 302 is immersed in an aqueous KOH etching solution for etching. The etching solution may further be heated to a temperature between about 40° C. and about 80° C. during the etch process, such as between about 50° C. and about 70° C. For example, the etching solution is heated to a temperature of about 60° C. The etch process may be isotropic or anisotropic. In still other embodiments, the etch process at operation 230 is a dry etch process. An example of a dry etch process includes a plasma-based dry etch process.
After debris has been removed and the substrate surfaces have been smoothed, the substrate 302 is exposed to a resist stripping process. The stripping process is utilized to de-bond the resist layer 404 from the substrate 302, as depicted in
After the resist stripping process, the substrate 302 is exposed to an optional carrier de-bonding process as depicted in
In one embodiment, the adhesive layer 408 is released by exposing the substrate 302 to a bake process. The substrate 302 is exposed to temperatures of between about 50° C. and about 300° C., such as temperatures between about 100° C. and about 250° C. For example, the substrate 302 is exposed to a temperature of between about 150° C. and about 200° C., such as about 160° C. for a desired period of time in order to release the adhesive layer 408. In other embodiments, the adhesive layer 408 is released by exposing the substrate 302 to UV radiation.
Accordingly, after exposing the resist layer 404 on one side of the substrate 302 to electromagnetic radiation for patterning, such as the side including the surface 608, the substrate 302 may be optionally flipped so that the resist layer 404 on the opposing surface 606 is also exposed to the electromagnetic radiation for patterning, as depicted in
The laser ablation system may include any suitable type of laser source 307 for patterning the substrate 302. In some examples, the laser source 307 is an infrared (IR) laser. In some examples the laser source 307 is a picosecond UV laser. In other examples, the laser source 307 is a femtosecond UV laser. In yet other examples, the laser source 307 is a femtosecond green laser. The laser source 307 generates a continuous or pulsed laser beam 310 for patterning of the substrate 302. For example, the laser source 307 may generate a pulsed laser beam 310 having a frequency between 5 kHz and 500 kHz, such as between 10 kHz and about 200 kHz. In one example, the laser source 307 is configured to deliver a pulsed laser beam at a wavelength of between about 200 nm and about 1200 nm and at a pulse duration between about 10 ns and about 5000 ns with an output power of between about 10 Watts and about 100 Watts. The laser source 307 is configured to form any desired pattern and features in the substrate 302, including the cavities 305 and the vias 303.
Similar to micro-blasting, the process of direct laser patterning of the substrate 302 may cause unwanted mechanical defects on the surfaces of the substrate 302, including chipping and cracking. Thus, after forming desired features in the substrate 302 by direct laser patterning, the substrate 302 is exposed to a second damage removal and cleaning process substantially similar to embodiments described above.
Referring back now to
In one embodiment, the cavities 305 and vias 303 have a depth equal to the thickness of the substrate 302, thus forming holes on opposing surfaces of the substrate 302 (e.g., through the thickness of the substrate 302). For example, the cavities 305 and the vias 303 formed in the substrate 302 may have a depth of between about 50 μm and about 1 mm, such as between about 100 μm and about 200 μm, such as between about 110 μm and about 190 μm, depending on the thickness of the substrate 302. In other embodiments, the cavities 305 and/or the vias 303 may have a depth equal to or less than the thickness of the substrate 302, thus forming a hole in only one surface (e.g., side) of the substrate 302.
In one embodiment, each cavity 305 has lateral dimensions ranging between about 3 mm and about 50 mm, such as between about 8 mm and about 12 mm, such as between about 9 mm and about 11 mm, depending on the size of one or more semiconductor dies 1026 (shown in
In one embodiment, each via 303 has a diameter ranging between about 50 μm and about 200 μm, such as between about 60 μm and about 130 μm, such as between about 80 μm and 110 μm. A minimum pitch 807 between the center of a via 303 in row 801 and a center of an adjacent via 303 in row 802 is between about 70 μm and about 200 μm, such as between about 85 μm and about 160 μm, such as between about 100 μm and 140 μm. Although embodiments are described with reference to
After structuring of the substrate 302, one or more packages are formed around the substrate 302 by utilizing the substrate 302 as a frame.
Generally, the method 900 begins at operation 902 and
The epoxy resin layer 1018a typically has a thickness less than about 60 μm, such as between about 5 μm and about 50 μm. For example, the epoxy resin layer 1018a has a thickness between about 10 μm and about 25 μm. In one embodiment, the insulating film 1016a further includes one or more protective layers. For example, the insulating film 1016a includes a polyethylene terephthalate (PET) protective layer 1022a. However, any suitable combination of layers and insulating materials is contemplated for the insulating film 1016a. In some embodiments, the entire insulating film 1016a has a thickness less than about 120 μm, such as a thickness less than about 90 μm.
The substrate 302, which is coupled to the insulating film 1016a on the first side 1075 thereof, and specifically to the epoxy resin layer 1018a of the insulating film 1016a, may further be optionally placed on a carrier 1024 for mechanical support during later processing operations. The carrier is formed of any suitable mechanically and thermally stable material. For example, the carrier 1024 is formed of polytetrafluoroethylene (PTFE). In another example, the carrier 1024 is formed of PET.
At operation 904 and depicted in
After placement of the dies 1026 within the cavities 305, a first protective film 1060 is placed over a second side 1077 (e.g., surface 608) of the substrate 302 at operation 906 and
The substrate 302, now affixed to the insulating film 1016a on the first side 1075 and the protective film 1060 on the second side 1077 and further having dies 1026 disposed therein, is exposed to a lamination process at operation 908. During the lamination process, the substrate 302 is exposed to elevated temperatures, causing the epoxy resin layer 1018a of the insulating film 1016a to soften and flow into the open voids or volumes between the insulating film 1016a and the protective film 1060, such as into the vias 303 and gaps 1051 between the interior walls of the cavities 305 and the dies 1026. Accordingly, the semiconductor dies 1026 become at least partially embedded within the material of the insulating film 1016a and the substrate 302, as depicted in
In one embodiment, the lamination process is a vacuum lamination process that may be performed in an autoclave or other suitable device. In one embodiment, the lamination process is performed by use of a hot pressing process. In one embodiment, the lamination process is performed at a temperature of between about 80° C. and about 140° C. and for a period between about 5 seconds and about 1.5 minutes, such as between about 30 seconds and about 1 minute. In some embodiments, the lamination process includes the application of a pressure of between about 1 psig and about 50 psig while a temperature of between about 80° C. and about 140° C. is applied to substrate 302 and insulating film 1016a for a period between about 5 seconds and about 1.5 minutes. For example, the lamination process is performed at a pressure of between about 5 psig and about 40 psig, a temperature of between about 100° C. and about 120° C. for a period between about 10 seconds and about 1 minute. For example, the lamination process is performed at a temperature of about 110° C. for a period of about 20 seconds.
At operation 910, the protective film 1060 is removed and the substrate 302, now having the laminated insulating material of the epoxy resin layer 1018a at least partially surrounding the substrate 302 and the one or more dies 1026, is placed on a second protective film 1062. As depicted in
Upon coupling the substrate 302 to the second protective film 1062, a second insulating film 1016b substantially similar to the first insulating film 1016a is placed on the second side 1077 of the substrate 302 at operation 912 and
At operation 914, a third protective film 1064 is placed over the second insulating film 1016b, as depicted in
The substrate 302, now affixed to the insulating film 1016b and protective layer 1064 on the second side 1077 and the protective film 1062 and optional carrier 1024 on the first side 1075, is exposed to a second lamination process at operation 916 and
In one embodiment, the lamination process is a vacuum lamination process that may be performed in an autoclave or other suitable device. In one embodiment, the lamination process is performed by use of a hot pressing process. In one embodiment, the lamination process is performed at a temperature of between about 80° C. and about 140° C. and for a period between about 1 minute and about 30 minutes. In some embodiments, the lamination process includes the application of a pressure of between about 10 psig and about 150 psig while a temperature of between about 80° C. and about 140° C. is applied to substrate 302 and insulting film 1016b for a period between about 1 minute and about 30 minutes. For example, the lamination process is performed at a pressure of between about 20 psig and about 100 psig, a temperature of between about 100° C. and about 120° C. for a period between about 2 minutes and 10 minutes. For example, the lamination process is performed at a temperature of about 110° C. for a period of about 5 minutes.
After lamination, the substrate 302 is disengaged from the carrier 1024 and the protective films 1062, 1064 are removed at operation 918, resulting in a laminated embedded die assembly 1002. As depicted in
Upon removal of the protective layers 1022a, 1022b and the protective films 1062, 1064, the embedded die assembly 1002 is exposed to a cure process to fully cure (i.e. harden through chemical reactions and cross-linking) the insulating dielectric material of the epoxy resin layers 1018a, 1018b, thus forming a cured insulating layer 1018. The insulating layer 1018 substantially surrounds the substrate 302 and the semiconductor dies 1026 embedded therein. For example, the insulating layer 1018 contacts or encapsulates at least the sides 1075, 1077 of the substrate 302 (including surfaces 606, 608) and at least six sides or surfaces of each semiconductor die 1026, which has a rectangular prism shape as illustrated in
In one embodiment, the cure process is performed at high temperatures to fully cure the embedded die assembly 1002. For example, the cure process is performed at a temperature of between about 140° C. and about 220° C. and for a period between about 15 minutes and about 45 minutes, such as a temperature of between about 160° C. and about 200° C. and for a period between about 25 minutes and about 35 minutes. For example, the cure process is performed at a temperature of about 180° C. for a period of about 30 minutes. In further embodiments, the cure process at operation 918 is performed at or near ambient (e.g. atmospheric) pressure conditions.
After curing, one or more through-assembly vias 1003 are drilled through the embedded die assembly 1002 at operation 920, forming channels through the entire thickness of the embedded die assembly 1002 for subsequent interconnection formation. In some embodiments, the embedded die assembly 1002 may be placed on a carrier, such as the carrier 1024, for mechanical support during the formation of the through-assembly vias 1003 and subsequent contact holes 1032. The through-assembly vias 1003 are drilled through the vias 303 that were formed in the substrate 302 and subsequently filled with the insulating layer 1018. Thus, the through-assembly vias 1003 may be circumferentially surrounded by the insulating layer 1018 filled within the vias 303. By having the ceramic-filler-containing epoxy resin material of the insulating layer 1018 line the walls of the vias 303, capacitive coupling between the conductive silicon-based substrate 302 and interconnections 1444 (described with reference to
In one embodiment, the through-assembly vias 1003 have a diameter less than about 100 μm, such as less than about 75 μm. For example, the through-assembly vias 1003 have a diameter less than about 60 μm, such as less than about 50 μm. In one embodiment, the through-assembly vias 1003 have a diameter of between about 25 μm and about 50 μm, such as a diameter of between about 35 μm and about 40 μm. In one embodiment, the through assembly vias 1003 are formed using any suitable mechanical process. For example, the through-assembly vias 1003 are formed using a mechanical drilling process. In one embodiment, through-assembly vias 1003 are formed through the embedded die assembly 1002 by laser ablation. For example, the through-assembly vias 1003 are formed using an ultraviolet laser. In one embodiment, the laser source utilized for laser ablation has a frequency between about 5 kHz and about 500 kHz. In one embodiment, the laser source is configured to deliver a pulsed laser beam at a pulse duration between about 10 ns and about 100 ns with a pulse energy of between about 50 microjoules (μJ) and about 500 μJ. Utilizing an epoxy resin material having small ceramic filler particles further promotes more precise and accurate laser patterning of small-diameter vias, such as the vias 1003, as the small ceramic filler particles therein exhibit reduced laser light reflection, scattering, diffraction and transmission of the laser light away from the area in which the via is to be formed during the laser ablation process.
At operation 922 and
After formation of the contact holes 1032, the embedded die assembly 1002 is exposed to a de-smear process at operation 922 to remove any unwanted residues and/or debris caused by laser ablation during the formation of the through-assembly vias 1003 and the contact holes 1032. The de-smear process thus cleans the through-assembly vias 1003 and contact holes 1032 and fully exposes the contacts 1030 on the active surfaces 1028 of the embedded die 1026 for subsequent metallization. In one embodiment, the de-smear process is a wet de-smear process. Any suitable aqueous etchants, solvents, and/or combinations thereof may be utilized for the wet de-smear process. In one example, potassium permanganate (KMnO4) solution may be utilized as an etchant. Depending on the residue thickness, exposure of the embedded die assembly 1002 to the wet de-smear process at operation 922 may be varied. In another embodiment, the de-smear process is a dry de-smear process. For example, the de-smear process may be a plasma de-smear process with an O2:CF4 mixture gas. The plasma de-smear process may include generating a plasma by applying a power of about 700 W and flowing O2:CF4 at a ratio of about 10:1 (e.g., 100:10 sccm) for a time period between about 60 seconds and about 120 seconds. In further embodiments, the de-smear process is a combination of wet and dry processes.
Following the de-smear process at operation 922, the embedded die assembly 1002 is ready for formation of interconnection paths therein, described below with reference to
As discussed above,
After placement of the one or more semiconductor dies 1026 onto a surface of the insulating film 1016a exposed through the cavities 305, the second insulating film 1016b is positioned over the second side 1077 (e.g., surface 608) of the substrate 302 at operation 1130 and
At operation 1140 and
Similar to the lamination processes described with reference to
At operation 1150, the one or more protective layers of the insulating films 1016a and 1016b are removed from the substrate 302, resulting in the laminated embedded die assembly 1002. As depicted in
Upon removal of the protective layers 1022a, 1022b, the embedded die assembly 1002 is exposed to a cure process to fully cure the insulating dielectric material of the epoxy resin layers 1018a, 1018b. Curing of the insulating material results in the formation of the cured insulating layer 1018. As depicted in
In one embodiment, the cure process is performed at high temperatures to fully cure the embedded die assembly 1002. For example, the cure process is performed at a temperature of between about 140° C. and about 220° C. and for a period between about 15 minutes and about 45 minutes, such as a temperature of between about 160° C. and about 200° C. and for a period between about 25 minutes and about 35 minutes. For example, the cure process is performed at a temperature of about 180° C. for a period of about 30 minutes. In further embodiments, the cure process at operation 1150 is performed at or near ambient (e.g. atmospheric) pressure conditions.
After curing at operation 1150, the method 1100 is substantially similar to operations 920 and 922 of the method 900. For example, the embedded die assembly 1002 has one or more through-assembly vias 1003 and one or more contact holes 1032 drilled through the insulating layer 1018. Subsequently, the embedded die assembly 1002 is exposed to a de-smear process, after which the embedded die assembly 1002 is ready for formation of interconnection paths therein, as described below.
In one embodiment, the electrical interconnections formed through the embedded die assembly 1002 are formed of copper. Thus, the method 1300 may optionally begin at operation 1310 and
In one embodiment, the optional adhesion layer 1440 is formed of titanium, titanium nitride, tantalum, tantalum nitride, manganese, manganese oxide, molybdenum, cobalt oxide, cobalt nitride, or any other suitable materials or combinations thereof. In one embodiment, the adhesion layer 1440 has a thickness of between about 10 nm and about 300 nm, such as between about 50 nm and about 150 nm. For example, the adhesion layer 1440 has a thickness between about 75 nm and about 125 nm, such as about 100 nm. The adhesion layer 1440 is formed by any suitable deposition process, including but not limited to chemical vapor deposition (CVD), physical vapor deposition (PVD), plasma enhanced CVD (PECVD), atomic layer deposition (ALD), or the like.
The optional seed layer 1442 may be formed on the adhesion layer 1440 or directly on the insulating layer 1018 (e.g., without the formation of the adhesion layer 1440). The seed layer 1442 is formed of a conductive material such as copper, tungsten, aluminum, silver, gold, or any other suitable materials or combinations thereof. In one embodiment, the seed layer 1442 has a thickness between about 50 nm and about 500 nm, such as between about 100 nm and about 300 nm. For example, the seed layer 1442 has a thickness between about 150 nm and about 250 nm, such as about 200 nm. In one embodiment, the seed layer 1442 has a thickness of between about 0.1 μm and about 1.5 μm. Similar to the adhesion layer 1440, the seed layer 1442 is formed by any suitable deposition process, such as CVD, PVD, PECVD, ALD dry processes, wet electroless plating processes, or the like. In one embodiment, a molybdenum adhesion layer 1440 is formed on the embedded die assembly in combination with a copper seed layer 1442. The Mo—Cu adhesion and seed layer combination enables improved adhesion with the surfaces of the insulating layer 1018 and reduces undercut of conductive interconnect lines during a subsequent seed layer etch process at operation 1370.
At operations 1320 and 1330, corresponding to
At operation 1340 and
At operations 1350 and 1360, corresponding to
At operation 1370 and
Following the seed layer etch process at operation 1370, one or more electrically functioning packages may be singulated from the embedded die assembly 1002. Alternatively, the embedded die assembly 1002 may have one or more redistribution layers 1658 and/or 1660 (shown in
The method 1500 is substantially similar to the methods 900, 1100, and 1300 described above. Generally, the method 1500 begins at operation 1502 and
The insulating film 1616 has a thickness of less than about 120 μm, such as between about 40 μm and about 100 μm. For example, the insulating film 1616 including the epoxy resin layer 1618 and the PET protective layer 1622 has a total thickness of between about 50 μm and about 90 μm. In one embodiment, the epoxy resin layer 1618 has a thickness of less than about 60 μm, such as a thickness between about 5 μm and about 50 μm, such as a thickness of about 20 μm. The insulating film 1616 is placed on a surface of the embedded die assembly 1002 having exposed interconnections 1444 that are coupled to the contacts 1030 on the active surface 1028 of dies 1026 and/or coupled to the metallized through-assembly vias 1003, such as the major surface 1005.
After placement of the insulating film 1616, the embedded die assembly 1002 is exposed to a lamination process substantially similar to the lamination process described with reference to operations 908, 916, and 1140. The embedded die assembly 1002 is exposed to elevated temperatures to soften the epoxy resin layer 1618, which subsequently bonds to the insulating layer 1018 already formed on the embedded die assembly 1002. Thus, in one embodiment, the epoxy resin layer 1618 becomes integrated with the insulating layer 1018 and forms an extension thereof. The integration of the epoxy resin layer 1618 and the insulating layer 1018 results in an expanded and integrated insulating layer 1018 covering the previously exposed interconnections 1444. Accordingly, the bonded epoxy resin layer 1618 and the insulating layer 1018 will herein be jointly described as the insulating layer 1018. In other embodiments, however, the lamination and subsequent curing of the epoxy resin layer 1618 forms a second insulating layer (not shown) on the insulating layer 1018. In some examples, the second insulating layer is formed of a different material layer than the insulating layer 1018.
In one embodiment, the lamination process is a vacuum lamination process that may be performed in an autoclave or other suitable device. In one embodiment, the lamination process is performed by use of a hot pressing process. In one embodiment, the lamination process is performed at a temperature of between about 80° C. and about 140° C. and for a period between about 1 minute and about 30 minutes. In some embodiments, the lamination process includes the application of a pressure of between 10 psig and about 100 psig while a temperature of between about 80° C. and about 140° C. is applied to the substrate 302 and insulating film 1616 for a period between about 1 minute and about 30 minutes. For example, the lamination process is performed at a pressure of between about 30 psig and about 80 psig and a temperature of between about 100° C. and about 120° C. for a period between about 2 minutes and about 10 minutes. For example, the lamination process is performed at a temperature of about 110° C. for a period of about 5 minutes. In further examples, the lamination process is performed at a pressure between about 30 psig and about 70 psig, such as about 50 psig.
At operation 1504 and
The embedded die assembly 1002 is then selectively patterned by laser ablation at operation 1506 and
Upon patterning of the embedded die assembly 1002, the embedded die assembly 1002 is exposed to a de-smear process substantially similar to the de-smear process at operation 922 and 1170. During the de-smear process at operation 1506, t any unwanted residues and debris formed by laser ablation during the formation of the redistribution vias 1603 are removed from the redistribution vias 1603 to clear (e.g., clean) the surfaces thereof for subsequent metallization. In one embodiment, the de-smear process is a wet process. Any suitable aqueous etchants, solvents, and/or combinations thereof may be utilized for the wet de-smear process. In one example, KMnO4 solution may be utilized as an etchant. In another embodiment, the de-smear process is a dry de-smear process. For example, the de-smear process may be a plasma de-smear process with an O2/CF4 mixture gas. In further embodiments, the de-smear process is a combination of wet and dry processes.
At operation 1508 and
The optional seed layer 1642 is formed from a conductive material such as copper, tungsten, aluminum, silver, gold, or any other suitable materials or combinations thereof. In one embodiment, the seed layer 1642 has a thickness between about 50 nm and about 500 nm, such as between about 100 nm and about 300 nm. For example, the seed layer 1642 has a thickness between about 150 nm and about 250 nm, such as about 200 nm. In one embodiment, the seed layer 1642 has a thickness of between about 0.1 μm and about 1.5 μm. Similar to the adhesion layer 1640, the seed layer 1642 may be formed by any suitable deposition process, such as CVD, PVD, PECVD, ALD dry processes, wet electroless plating processes, or the like. In one embodiment, a molybdenum adhesion layer 1640 and a copper seed layer 1642 are formed on the embedded die assembly 1002 to reduce undercut of conductive interconnect lines during a subsequent seed layer etch process at operation 1520.
At operations 1510, 1512, and 1514, corresponding to
At operations 1516 and 1518, corresponding to
At operation 1520 and
At operation 1522 and depicted in
The packages 1602 formed at operation 1522 may be utilized in any suitable packaging application and in any suitable configuration. In one exemplary embodiment depicted in
In one embodiment, voids between adjacent packages 1602 connected by the solder bumps 1746 are filled with an encapsulation material 1748 to enhance the reliability of the solder bumps 1746. The encapsulation material 1748 may be any suitable type of encapsulant or underfill. In one example, the encapsulation material 1748 includes a pre-assembly underfill material, such as a no-flow underfill (NUF) material, a nonconductive paste (NCP) material, and a nonconductive film (NCF) material. In one example, the encapsulation material 1748 includes a post-assembly underfill material, such as a capillary underfill (CUF) material and a molded underfill (MUF) material. In one embodiment, the encapsulation material 1748 includes a low-expansion-filler-containing resin, such as an epoxy resin filled with (e.g., containing) SiO2, AlN, Al2O3, SiC, Si3N4, Sr2Ce2Ti5O16, ZrSiO4, CaSiO3, BeO, CeO2, BN, CaCu3Ti4O12, MgO, TiO2, ZnO and the like.
In one embodiment, the solder bumps 1746 are formed of one or more intermetallic compounds, such as a combination of tin (Sn) and lead (Pb), silver (Ag), Cu, or any other suitable metals thereof. For example, the solder bumps 1746 are formed of a solder alloy such as Sn—Pb, Sn—Ag, Sn—Cu, or any other suitable materials or combinations thereof. In one embodiment, the solder bumps 1746 include C4 (controlled collapse chip connection) bumps. In one embodiment, the solder bumps 1746 include C2 (chip connection, such as a Cu-pillar with a solder cap) bumps. Utilization of C2 solder bumps enables a smaller pitch between contact pads and improved thermal and/or electrical properties for the stacked DRAM structure 1700. In some embodiments, the solder bumps 1746 have a diameter between about 10 μm and about 150 μm, such as a diameter between about 50 μm and about 100 μm. The solder bumps 1746 may further be formed by any suitable wafer bumping processes, including but not limited to electrochemical deposition (ECD) and electroplating.
In another exemplary embodiment depicted in
The stacked DRAM structures 1700 and 1701 provide multiple advantages over conventional DRAM structures. Such benefits include thin form factor and high die-to-package volume ratio, which enable greater I/O scaling to meet the ever-increasing bandwidth and power efficiency demands of artificial intelligence (AI) and high performance computing (HPC). The utilization of a structured silicon frame provides optimal material stiffness and thermal conductivity for improved electrical performance, thermal management, and reliability of 3-dimensional integrated circuit (3D IC) architecture. Furthermore, the fabrication methods for through-assembly vias and via-in-via structures described herein provide high performance and flexibility for 3D integration with relatively low manufacturing costs as compared to conventional TSV technologies.
The embodiments described herein advantageously provide improved methods of substrate structuring and die assembling for fabricating advanced integrated circuit packages. By utilizing the methods described above, high aspect ratio features may be formed on glass and/or silicon substrates, thus enabling the economical formation of thinner and narrower semiconductor packages. The thin and small-form-factor packages fabricated by utilizing the methods described above provide the benefits of not only high I/O density and improved bandwidth and power, but also greater reliability with low stress attributed to the reduced weight/inertia and package architecture allowing flexible solder ball distribution. Further merits of the methods described above include economical manufacturing with dual-sided metallization capability and high production yield by eliminating flip-chip attachment and over-molding steps, which are prone to feature damage in high-volume manufacturing of conventional and advanced packages.
While the foregoing is directed to embodiments of the present disclosure, other and further embodiments of the disclosure may be devised without departing from the basic scope thereof, and the scope thereof is determined by the claims that follow.
| Number | Date | Country | Kind |
|---|---|---|---|
| 102019000006736 | May 2019 | IT | national |
This application is a continuation of U.S. patent application Ser. No. 16/687,567, filed Nov. 18, 2019, which claims benefit of priority to Italian patent application number 102019000006736, filed May 10, 2019, both of which are herein incorporated by reference in their entirety.
| Number | Name | Date | Kind |
|---|---|---|---|
| 5268194 | Kawakami et al. | Dec 1993 | A |
| 5353195 | Fillion et al. | Oct 1994 | A |
| 5474834 | Tanahashi et al. | Dec 1995 | A |
| 5767480 | Anglin et al. | Jun 1998 | A |
| 5783870 | Mostafazadeh | Jul 1998 | A |
| 5841102 | Noddin | Nov 1998 | A |
| 5878485 | Wood et al. | Mar 1999 | A |
| 6087719 | Tsunashima | Jul 2000 | A |
| 6117704 | Yamaguchi et al. | Sep 2000 | A |
| 6384473 | Peterson et al. | May 2002 | B1 |
| 6388202 | Swirbel et al. | May 2002 | B1 |
| 6388207 | Figueroa et al. | May 2002 | B1 |
| 6459046 | Ochi et al. | Oct 2002 | B1 |
| 6465084 | Curcio et al. | Oct 2002 | B1 |
| 6489670 | Peterson et al. | Dec 2002 | B1 |
| 6495895 | Peterson et al. | Dec 2002 | B1 |
| 6506632 | Cheng | Jan 2003 | B1 |
| 6512182 | Takeuchi et al. | Jan 2003 | B2 |
| 6538312 | Peterson et al. | Mar 2003 | B1 |
| 6555906 | Towle et al. | Apr 2003 | B2 |
| 6576869 | Gower et al. | Jun 2003 | B1 |
| 6661084 | Peterson et al. | Dec 2003 | B1 |
| 6713719 | De Steur et al. | Mar 2004 | B1 |
| 6724638 | Inagaki et al. | Apr 2004 | B1 |
| 6781093 | Conlon et al. | Aug 2004 | B2 |
| 6799369 | Ochi et al. | Oct 2004 | B2 |
| 6894399 | Vu et al. | May 2005 | B2 |
| 7028400 | Hiner et al. | Apr 2006 | B1 |
| 7078788 | Vu et al. | Jul 2006 | B2 |
| 7091589 | Mori et al. | Aug 2006 | B2 |
| 7091593 | Ishimaru et al. | Aug 2006 | B2 |
| 7105931 | Attarwala | Sep 2006 | B2 |
| 7129117 | Hsu | Oct 2006 | B2 |
| 7166914 | DiStefano et al. | Jan 2007 | B2 |
| 7170152 | Huang et al. | Jan 2007 | B2 |
| 7192807 | Huemoeller et al. | Mar 2007 | B1 |
| 7211899 | Taniguchi et al. | May 2007 | B2 |
| 7271012 | Anderson | Sep 2007 | B2 |
| 7274099 | Hsu | Sep 2007 | B2 |
| 7312405 | Hsu | Dec 2007 | B2 |
| 7321164 | Hsu | Jan 2008 | B2 |
| 7449363 | Hsu | Nov 2008 | B2 |
| 7511365 | Wu et al. | Mar 2009 | B2 |
| 7690109 | Mori et al. | Apr 2010 | B2 |
| 7714431 | Huemoeller et al. | May 2010 | B1 |
| 7723838 | Takeuchi et al. | May 2010 | B2 |
| 7754530 | Wu et al. | Jul 2010 | B2 |
| 7808799 | Kawabe et al. | Oct 2010 | B2 |
| 7839649 | Hsu | Nov 2010 | B2 |
| 7843064 | Kuo et al. | Nov 2010 | B2 |
| 7852634 | Sakamoto et al. | Dec 2010 | B2 |
| 7855460 | Kuwajima | Dec 2010 | B2 |
| 7868464 | Kawabata et al. | Jan 2011 | B2 |
| 7915737 | Nakasato et al. | Mar 2011 | B2 |
| 7932595 | Huemoeller et al. | Apr 2011 | B1 |
| 7932608 | Tseng et al. | Apr 2011 | B2 |
| 7978478 | Inagaki et al. | Jul 2011 | B2 |
| 7982305 | Railkar et al. | Jul 2011 | B1 |
| 8069560 | Mori et al. | Dec 2011 | B2 |
| 8137497 | Sunohara et al. | Mar 2012 | B2 |
| 8283778 | Trezza | Oct 2012 | B2 |
| 8314343 | Inoue et al. | Nov 2012 | B2 |
| 8367943 | Wu et al. | Feb 2013 | B2 |
| 8384203 | Toh et al. | Feb 2013 | B2 |
| 8390125 | Tseng et al. | Mar 2013 | B2 |
| 8426246 | Toh | Apr 2013 | B2 |
| 8476769 | Chen et al. | Jul 2013 | B2 |
| 8501543 | Berry | Aug 2013 | B1 |
| 8518746 | Pagaila et al. | Aug 2013 | B2 |
| 8536695 | Liu et al. | Sep 2013 | B2 |
| 8633397 | Jeong et al. | Jan 2014 | B2 |
| 8698293 | Otremba et al. | Apr 2014 | B2 |
| 8704359 | Tuominen et al. | Apr 2014 | B2 |
| 8710649 | Huemoeller et al. | Apr 2014 | B1 |
| 8772087 | Barth et al. | Jul 2014 | B2 |
| 8786098 | Wang | Jul 2014 | B2 |
| 8877554 | Tsai et al. | Nov 2014 | B2 |
| 8890628 | Nair et al. | Nov 2014 | B2 |
| 8907471 | Beyne et al. | Dec 2014 | B2 |
| 8921995 | Railkar et al. | Dec 2014 | B1 |
| 8952544 | Lin et al. | Feb 2015 | B2 |
| 8980691 | Lin | Mar 2015 | B2 |
| 8994185 | Lin et al. | Mar 2015 | B2 |
| 8999759 | Chia | Apr 2015 | B2 |
| 9059186 | Shim et al. | Jun 2015 | B2 |
| 9064936 | Lin et al. | Jun 2015 | B2 |
| 9070637 | Yoda et al. | Jun 2015 | B2 |
| 9099313 | Lee et al. | Aug 2015 | B2 |
| 9111914 | Lin et al. | Aug 2015 | B2 |
| 9142487 | Toh et al. | Sep 2015 | B2 |
| 9159678 | Cheng et al. | Oct 2015 | B2 |
| 9161453 | Koyanagi | Oct 2015 | B2 |
| 9210809 | Mallik et al. | Dec 2015 | B2 |
| 9224674 | Malatkar et al. | Dec 2015 | B2 |
| 9275934 | Sundaram et al. | Mar 2016 | B2 |
| 9355881 | Goller et al. | May 2016 | B2 |
| 9363898 | Tuominen et al. | Jun 2016 | B2 |
| 9385056 | Hu | Jul 2016 | B2 |
| 9396999 | Yap et al. | Jul 2016 | B2 |
| 9406645 | Huemoeller et al. | Aug 2016 | B1 |
| 9499397 | Bowles et al. | Nov 2016 | B2 |
| 9530752 | Nikitin et al. | Dec 2016 | B2 |
| 9554469 | Hurwitz et al. | Jan 2017 | B2 |
| 9660037 | Zechmann et al. | May 2017 | B1 |
| 9698104 | Yap et al. | Jul 2017 | B2 |
| 9704726 | Toh et al. | Jul 2017 | B2 |
| 9735134 | Chen | Aug 2017 | B2 |
| 9748167 | Lin | Aug 2017 | B1 |
| 9754849 | Huang et al. | Sep 2017 | B2 |
| 9837352 | Chang et al. | Dec 2017 | B2 |
| 9859258 | Chen et al. | Jan 2018 | B2 |
| 9875970 | Yi et al. | Jan 2018 | B2 |
| 9887103 | Scanlan et al. | Feb 2018 | B2 |
| 9887167 | Lee et al. | Feb 2018 | B1 |
| 9978720 | Theuss et al. | May 2018 | B2 |
| 9997444 | Meyer et al. | Jun 2018 | B2 |
| 10014292 | Or-Bach et al. | Jul 2018 | B2 |
| 10037975 | Hsieh et al. | Jul 2018 | B2 |
| 10051742 | Yang et al. | Aug 2018 | B2 |
| 10053359 | Bowles et al. | Aug 2018 | B2 |
| 10090284 | Chen et al. | Oct 2018 | B2 |
| 10109588 | Jeong et al. | Oct 2018 | B2 |
| 10128177 | Kamgaing et al. | Nov 2018 | B2 |
| 10153219 | Jeon et al. | Dec 2018 | B2 |
| 10163803 | Chen et al. | Dec 2018 | B1 |
| 10170386 | Kang et al. | Jan 2019 | B2 |
| 10177083 | Kim et al. | Jan 2019 | B2 |
| 10256180 | Liu et al. | Apr 2019 | B2 |
| 10269773 | Yu et al. | Apr 2019 | B1 |
| 10297518 | Lin et al. | May 2019 | B2 |
| 10297586 | Or-Bach et al. | May 2019 | B2 |
| 10304765 | Chen et al. | May 2019 | B2 |
| 10347585 | Shin et al. | Jul 2019 | B2 |
| 10410971 | Rae et al. | Sep 2019 | B2 |
| 10515912 | Lim et al. | Dec 2019 | B2 |
| 10522483 | Shuto | Dec 2019 | B2 |
| 10553515 | Chew | Feb 2020 | B2 |
| 10658337 | Yu et al. | May 2020 | B2 |
| 20010030059 | Sugaya | Oct 2001 | A1 |
| 20020036054 | Nakatani et al. | Mar 2002 | A1 |
| 20020048715 | Walczynski | Apr 2002 | A1 |
| 20020070443 | Mu et al. | Jun 2002 | A1 |
| 20020135058 | Asahi et al. | Sep 2002 | A1 |
| 20020158334 | Vu et al. | Oct 2002 | A1 |
| 20030059976 | Nathan et al. | Mar 2003 | A1 |
| 20030221864 | Bergstedt et al. | Dec 2003 | A1 |
| 20030222330 | Sun et al. | Dec 2003 | A1 |
| 20040080040 | Dotta | Apr 2004 | A1 |
| 20050012217 | Mori et al. | Jan 2005 | A1 |
| 20060014532 | Seligmann et al. | Jan 2006 | A1 |
| 20060128069 | Hsu | Jun 2006 | A1 |
| 20060145328 | Hsu | Jul 2006 | A1 |
| 20060283716 | Hafezi et al. | Dec 2006 | A1 |
| 20070035033 | Ozguz et al. | Feb 2007 | A1 |
| 20080173792 | Yang et al. | Jul 2008 | A1 |
| 20080173999 | Chung et al. | Jul 2008 | A1 |
| 20090243065 | Sugino | Oct 2009 | A1 |
| 20090250823 | Racz et al. | Oct 2009 | A1 |
| 20100013081 | Toh et al. | Jan 2010 | A1 |
| 20100144101 | Chow et al. | Jun 2010 | A1 |
| 20110062594 | Maekawa et al. | Mar 2011 | A1 |
| 20110204505 | Pagaila | Aug 2011 | A1 |
| 20110291293 | Tuominen | Dec 2011 | A1 |
| 20110316147 | Shih | Dec 2011 | A1 |
| 20120146209 | Hu et al. | Jun 2012 | A1 |
| 20120164827 | Rajagopalan et al. | Jun 2012 | A1 |
| 20130286615 | Inagaki et al. | Oct 2013 | A1 |
| 20140103499 | Andry et al. | Apr 2014 | A1 |
| 20140252655 | Tran et al. | Sep 2014 | A1 |
| 20150228416 | Hurwitz et al. | Aug 2015 | A1 |
| 20150359098 | Ock | Dec 2015 | A1 |
| 20150380356 | Chauhan et al. | Dec 2015 | A1 |
| 20160020163 | Shimizu et al. | Jan 2016 | A1 |
| 20160049371 | Lee | Feb 2016 | A1 |
| 20160336296 | Jeong | Nov 2016 | A1 |
| 20170229432 | Lin et al. | Aug 2017 | A1 |
| 20180116057 | Kajihara et al. | Apr 2018 | A1 |
| 20180182727 | Yu | Jun 2018 | A1 |
| 20180308792 | Raghunathan | Oct 2018 | A1 |
| 20180352658 | Yang | Dec 2018 | A1 |
| 20180376589 | Harazono | Dec 2018 | A1 |
| 20190131224 | Choi et al. | May 2019 | A1 |
| 20190131270 | Lee et al. | May 2019 | A1 |
| 20190189561 | Rusli | Jun 2019 | A1 |
| 20190237430 | England | Aug 2019 | A1 |
| 20190355680 | Chuang et al. | Nov 2019 | A1 |
| Number | Date | Country |
|---|---|---|
| 2481616 | Jan 2013 | CA |
| 1971894 | May 2007 | CN |
| 100463128 | Feb 2009 | CN |
| 100502040 | Jun 2009 | CN |
| 100524717 | Aug 2009 | CN |
| 100561696 | Nov 2009 | CN |
| 104637912 | May 2015 | CN |
| 106531647 | Mar 2017 | CN |
| 108028225 | May 2018 | CN |
| 0264134 | Apr 1988 | EP |
| 1536673 | Jun 2005 | EP |
| 1478021 | Jul 2008 | EP |
| 1845762 | May 2011 | EP |
| 2942808 | Nov 2015 | EP |
| 2001244591 | Sep 2001 | JP |
| 2002246755 | Aug 2002 | JP |
| 2003188340 | Jul 2003 | JP |
| 2004311788 | Nov 2004 | JP |
| 2004335641 | Nov 2004 | JP |
| 4108285 | Jun 2008 | JP |
| 5004378 | Aug 2012 | JP |
| 5111342 | Jan 2013 | JP |
| 5693977 | Apr 2015 | JP |
| 5700241 | Apr 2015 | JP |
| 5981232 | Aug 2016 | JP |
| 6394136 | Sep 2018 | JP |
| 6542616 | Jul 2019 | JP |
| 6626697 | Dec 2019 | JP |
| 100714196 | May 2007 | KR |
| 2008052491 | Jun 2008 | KR |
| 20100097893 | Sep 2010 | KR |
| 101301507 | Sep 2013 | KR |
| 20140086375 | Jul 2014 | KR |
| 101494413 | Feb 2015 | KR |
| 20180113885 | Oct 2018 | KR |
| 101922884 | Nov 2018 | KR |
| 101975302 | Aug 2019 | KR |
| 102012443 | Aug 2019 | MW |
| I594397 | Aug 2017 | TW |
| 2011130300 | Oct 2011 | WO |
| 2013008415 | Jan 2013 | WO |
| 2017111957 | Jun 2017 | WO |
| 2018013122 | Jan 2018 | WO |
| 2018125184 | Jul 2018 | WO |
| 2019023213 | Jan 2019 | WO |
| 2019066988 | Apr 2019 | WO |
| Entry |
|---|
| S. W. Ricky Lee et al. “3D Stacked Flip Chip Packaging with Through Silicon Vias and Copper Plating or Conductive Adhesive Filling”, 2005 IEEE, pp. 798-801. |
| K. Sakuma et al. “3D Stacking Technology with Low-Volume Lead-Free Interconnections”, IBM T.J. Watson Research Center. 2007 IEEE, pp. 627-632. |
| Chien-Wei Chien et al “Chip Embedded Wafer Level Packaging Technology for Stacked RF-SiP Application”,2007 IEEE, pp. 305-310. |
| Chien-Wei Chien et al. “3D Chip Stack With Wafer Through Hole Technology”. 6 pages. |
| Kenji Takahashi et al. “Current Status of Research and Development for Three-Dimensional Chip Stack Technology”, Jpn. J. Appl. Phys. vol. 40 (2001) pp. 3032-3037, Part 1, No. 4B, Apr. 2001. 6 pages. |
| Junghoon Yeom′, et al. “Critical Aspect Ratio Dependence in Deep Reactive Ion Etching of Silicon”, 2003 IEEE. pp. 1631-1634. |
| Ronald Hon et al. “Multi-Stack Flip Chip 3D Packaging with Copper Plated Through-Silicon Vertical Interconnection”, 2005 IEEE. pp. 384-389. |
| NT Nguyen et al. “Through-Wafer Copper Electroplating for Three-Dimensional Interconnects”, Journal of Micromechanics and Microengineering. 12 (2002) 395-399. 2002 IOP. |
| Arifur Rahman. “System-Level Performance Evaluation of Three-Dimensional Integrated Circuits”, vol. 8, No. 6, Dec. 2000. pp. 671-678. |
| L. Wang, et al. “High aspect ratio through-wafer interconnections for 3Dmicrosystems”, 2003 IEEE. pp. 634-637. |
| Li-Cheng Shen et al. “A Clamped Through Silicon Via (TSV) Interconnection for Stacked Chip Bonding Using Metal Cap on Pad and Metal Column Forming in Via”, 2008 IEEE. |
| Daquan Yu, “Embedded Silicon Fan-Out (eSiFO®) Technology for Wafer-Level System Integration”, 2019 Advances in Embedded and Fan-Out Wafer-Level Packaging Technologies, First Edition. pp. 169-184. |
| Tailong Shi et al. “First Demonstration of Panel Glass Fan-out (GFO) Packages for High I/O Density and High Frequency Multi-Chip Integration”, 2017 IEEE 67th Electronic Components and Technology Conference, 6 pages. |
| Han, et al., IEEE Trans. Components, Packaging and Manuf. Tech., vol. 5, No. 4, pp. 551-561, 2015. |
| Han, et al., ICEP-IAAC, 2015, pp. 174-179. |
| Wu, et al., Microelect. Eng., vol. 87 2010, pp. 505-509. |
| Italian search report and written opinion for Application No. IT 201900006736 dated Mar. 2, 2020. |
| Italian Search Report and Written Opinion for Application No. IT 201900006740 dated Mar. 4, 2020. |
| Allresist Gmbh—Strausberg et al: “Resist-Wiki: Adhesion promoter HMDS and diphenylsilanedio (AR 300-80)— . . . —Allresist GmbH—Strausberg, Germany”, Apr. 12, 2019 (Apr. 12, 2019), XP055663206, Retrieved from the Internet: URL:https://web.archive.org/web/2019041220micals-adhesion-promoter-hmds-and-dipheny12908/https://www.allresist.com/process-chemicals-adhesion-promoter-hmds-and-diphenylsilanedio/, [retrieved on Jan. 29, 2020]. |
| International Search Report and Written Opinion for Application No. PCT/US2020/026832 dated Jul. 23, 2020. |
| Han, Younggun, et al.—“Evaluation of Residual Stress and Warpage of Device Embedded Substrates with Piezo-Resistive Sensor Silicon Chips” technical paper, Jul. 31, 2015, pp. 81-94. |
| Amit Kelkar, et al. “Novel Mold-free Fan-out Wafer Level Package using Silicon Wafer”, IMAPS 2016—49th International Symposium on Microelectronics—Pasadena, CA USA—Oct. 10-13, 2016, 5 pages. |
| Doany, F.E., et al.—“Laser release process to obtain freestanding multilayer metal-polyimide circuits,” IBM Journal of Research and Development, vol. 41, Issue 1/2, Jan./Mar. 1997, pp. 151-157. |
| Dyer, P.E., et al.—“Nanosecond photoacoustic studies on ultraviolet laser ablation of organic polymers,” Applied Physics Letters, vol. 48, No. 6, Feb. 10, 1986, pp. 445-447. |
| Srinivasan, R., et al.—“Ultraviolet Laser Ablation of Organic Polymers,” Chemical Reviews, 1989, vol. 89, No. 6, pp. 1303-1316. |
| Knickerbocker, John U., et al.—“3-D Silicon Integration and Silicon Packaging Technology Using Silicon Through-Vias,” IEEE Journal of Solid-State Circuits, vol. 41, No. 8, Aug. 2006, pp. 1718-1725. |
| Knickerbocker, J.U., et al.—“Development of next-generation system-on-package (SOP) technology based on silicon carriers with fine-pitch chip interconnection,” IBM Journal of Research and Development, vol. 49, Issue 4/5, Jul./Sep. 2005, pp. 725-753. |
| Narayan, C., et al.—“Thin Film Transfer Process for Low Cost MCM's,” Proceedings of 1993 IEEE/CHMT International Electronic Manufacturing Technology Symposium, Oct. 4-6, 1993, pp. 373-380. |
| Shen, Li-Cheng, et al.—“A Clamped Through Silicon Via (TSV) Interconnection for Stacked Chip Bonding Using Metal Cap on Pad and Metal Column Forming in Via,” Proceedings of 2008 Electronic Components and Technology Conference, pp. 544-549. |
| Shi, Tailong, et al.—“First Demonstration of Panel Glass Fan-out (GFO) Packages for High I/O Density and High Frequency Multi-chip Integration,” Proceedings of 2017 IEEE 67th Electronic Components and Technology Conference, May 30-Jun. 2, 2017, pp. 41-46. |
| Yu, Daquan—“Embedded Silicon Fan-out (eSiFO) Technology for Wafer-Level System Integration,” Advances in Embedded and Fan-Out Wafer-Level Packaging Technologies, First Edition, edited by Beth Keser and Steffen Kroehnert, published 2019 by John Wiley & Sons, Inc., pp. 169-184. |
| PCT International Search Report and Written Opinion dated Aug. 28, 2020, for International Application No. PCT/US2020/032245. |
| Number | Date | Country | |
|---|---|---|---|
| 20200357750 A1 | Nov 2020 | US |
| Number | Date | Country | |
|---|---|---|---|
| Parent | 16687567 | Nov 2019 | US |
| Child | 16746711 | US |
