Patent Grant
8884470
1. Field of the Invention
The field of the invention relates to a semiconductor device that wirelessly transmits and receives data.
2. Description of the Related Art
In recent years, semiconductor devices that wirelessly transmit and receive data are being developed. Examples of such a semiconductor device include those called an RFID (radio frequency identification) tag, an RF chip, an RF tag, an IC chip, an IC tag, a wireless chip, a wireless tag, an electronic chip, an electronic tag, a wireless processor, and a wireless memory.
For example, Patent Document 1 discloses an IC chip capable of reading and writing data by noncontact communication. Moreover, Patent Document 1 discloses that the IC chip wirelessly transmits and receives data to/from a reader/writer (hereinafter called an R/W) or the like.
Such a semiconductor device has the advantages of, for example, being small, lightweight, easy to use, and inexpensive and having a high level of security, and thus is used, for example, as a semiconductor device for managing goods. As described above, the applications of a semiconductor device that wirelessly transmits and receives data in various fields are being proposed.
A semiconductor device that wirelessly transmits and receives data transmits and receives a signal (a carrier wave or an amplitude modulation wave generated by superimposition of a modulated wave on a carrier wave) to/from a device capable of wirelessly transmitting and receiving data, such as an R/W, via an antenna circuit.
The semiconductor device derives a modulated wave by rectifying an amplitude modulation wave and demodulates the modulated wave, thereby recognizing data transmitted by the R/W or the like. Some of such semiconductor devices utilize DC voltage obtained by rectifying a carrier wave or an amplitude modulation wave as drive voltage for the semiconductor devices.
With a carrier wave or an amplitude modulation wave having a high electric power, voltage obtained in the semiconductor device by rectifying the carrier wave or the amplitude modulation wave becomes excessive, which may break the semiconductor device.
In the above-described semiconductor device, the electric power of a received carrier wave or amplitude modulation wave can be reduced by changing the resonance frequency of the antenna circuit in accordance with the voltage obtained by rectifying the carrier wave or the amplitude modulation wave. This is realized by a voltage detection circuit which judges whether voltage obtained by the rectification is excessive, and a resonance frequency regulating circuit which changes the resonance frequency of the antenna circuit in accordance with the output of the voltage detection circuit.
However, a leakage current which is an alternating current (hereinafter called an alternating leakage current) due to a signal from the antenna circuit flows into another circuit included in the semiconductor device (e.g., the voltage detection circuit) through the resonance frequency regulating circuit, thereby impairing the functions of the circuit (e.g., causing the circuit to malfunction) in some cases.
An object of one embodiment of the present invention is to provide a semiconductor device capable of preventing an alternating leakage current from flowing into the voltage detection circuit.
One embodiment of the present invention is a semiconductor device including: an antenna circuit; a voltage detection circuit; a first capacitor; and a resonance frequency regulating circuit. The resonance frequency regulating circuit includes: a second capacitor including a first terminal electrically connected to a first terminal of the antenna circuit; and a transistor including a first terminal electrically connected to a second terminal of the second capacitor, a second terminal electrically connected to a second terminal of the antenna circuit, and a gate electrically connected to the first capacitor and the voltage detection circuit.
One embodiment of the present invention is a semiconductor device including: an antenna circuit; a voltage detection circuit; a first capacitor; a resistor including a first terminal electrically connected to the voltage detection circuit; and a resonance frequency regulating circuit. The resonance frequency regulating circuit includes: a second capacitor including a first terminal electrically connected to a first terminal of the antenna circuit; and a transistor including a first terminal electrically connected to a second terminal of the second capacitor, a second terminal electrically connected to a second terminal of the antenna circuit, and a gate electrically connected to the first capacitor and a second terminal of the resistor.
The transistor may have an oxide semiconductor layer as a semiconductor layer.
Resonance frequency of the antenna circuit may be varied by the voltage detection circuit.
One embodiment of the present invention is a semiconductor device including: an antenna circuit; a frequency-regulating circuit configured to vary resonance frequency of the antenna circuit; a voltage detection circuit configured to control the resonance frequency regulating circuit; and a capacitor electrically connected to the resonance frequency regulating circuit and the voltage detection circuit.
One embodiment of the present invention is a semiconductor device including: an antenna circuit; a frequency-regulating circuit configured to vary resonance frequency of the antenna circuit; a voltage detection circuit configured to control the resonance frequency regulating circuit; a capacitor including a terminal electrically connected to the resonance frequency regulating circuit; and a resistor including a first terminal electrically connected to the voltage detection circuit, and a second terminal electrically connected to the terminal of the capacitor and the resonance frequency regulating circuit.
Electric power of a carrier wave or an amplitude modulation wave received by the antenna circuit may be reduced by varying the resonance frequency of the antenna circuit.
The voltage detection circuit may monitor a drive voltage generated on the basis of a signal received by the antenna circuit, and control the resonance frequency regulating circuit when the drive voltage reaches a predetermined value, thereby varying the resonance frequency of the antenna circuit.
One embodiment of the present invention can provide a semiconductor device capable of preventing an alternating leakage current from flowing into the voltage detection circuit.
Examples of embodiments of the present invention will be described below with reference to the drawings. Note that the present invention is not limited to the following description. It will be readily appreciated by those skilled in the art that modes and details of the present invention can be modified in various ways without departing from the spirit and scope of the present invention. Therefore, the present invention should not be construed as being limited to the following description of the embodiments.
Note that the reference numeral indicating the same part is sometimes used in the different drawings in some cases. Further, in some cases, the same hatching patterns are applied to similar parts in the different drawings, and the similar parts are not necessarily designated by reference numerals.
Note that the contents of the embodiments can be combined with or replaced by one another as appropriate.
Note that, in this specification, the term “the k-th” (k is a natural number)” is used only for preventing confusion between components, and thus do not limit numbers.
Note that a difference between the potentials of two points (also referred to as a potential difference) is generally referred to as a voltage. However, in an electric circuit, a difference between the potential of one point and the potential serving as a reference (also referred to as a reference potential) may be used. Further, both voltage and potential may be expressed in the unit volt (V). Thus, in this specification, a potential difference between the potential of one point and the reference potential may be used as the voltage of that point unless otherwise specified.
Note that in this specification, the phrase “A and B are connected to each other” indicates the case where A and B are directly connected to each other, the case where A and B are electrically connected to each other, or the like. Specifically, the phrase “A and B are connected to each other” indicates the case where A and B can be regarded as having the same node in the description of the circuit operation, e.g., the case where A and B are connected to each other through an switching element such as a transistor and A and B have approximately the same potential when the switching element is conducting; or the case where A and B are connected to each other through a resistor and a potential difference across the resistor has such a magnitude that it has no influence on the operation of a circuit including A and B.
In this embodiment, an example of a semiconductor device that wirelessly transmits and receives data will be described with reference to
The antenna circuit 102 transmits and receives a signal (a carrier wave or an amplitude modulation wave) to/from an external device that is outside the wireless tag 100 and is capable of wirelessly transmitting and receiving data, such as an R/W.
The demodulation circuit 104 demodulates a signal received by the antenna circuit 102 and derives data from the signal. The derived data is input to the logic circuit 106.
The logic circuit 106 generates a signal, such as a response signal, in accordance with the data input from the demodulation circuit 104.
The modulation circuit 108 modulates the response signal input from the logic circuit 106 and generates a signal to be sent to the external device.
The rectifier circuit 110 rectifies the signal received by the antenna circuit 102 and generates an envelope voltage Venv which is a direct-current voltage.
The constant-voltage circuit 112 adjusts the magnitude of the envelope voltage Venv supplied by the rectifier circuit 110. Specifically, the constant-voltage circuit 112 adjusts the envelope voltage Venv so that its value becomes constant, and generates high supply voltage Vdd. Then, high supply voltage Vdd is supplied as drive voltage by the constant-voltage circuit 112 to the circuits such as the demodulation circuit 104, the logic circuit 106, and the modulation circuit 108.
Note that the constant-voltage circuit 112 is not necessarily provided. When the constant-voltage circuit 112 is not provided, the envelope voltage Venv is supplied as drive voltage from the rectifier circuit 110 to the circuits such as the demodulation circuit 104, the logic circuit 106, and the modulation circuit 108.
The limiter circuit 114 includes a voltage detection circuit 122, a filter circuit 124, and a resonance frequency regulating circuit 126.
The voltage detection circuit 122 monitors the envelope voltage Venv generated by the rectifier circuit 110 and supplies an output potential to the resonance frequency regulating circuit 126 in accordance with the value of the envelope voltage Venv.
The filter circuit 124 can prevent an alternating leakage current that occurs in the resonance frequency regulating circuit 126 from flowing into the voltage detection circuit 122.
The resonance frequency regulating circuit 126 varies the resonance frequency of the antenna circuit 102 in accordance with the output potential supplied by the voltage detection circuit 122.
Moreover, low supply voltage Vss is supplied from wiring 116 to each the circuits such as the antenna circuit 102, the demodulation circuit 104, the logic circuit 106, the modulation circuit 108, the rectifier circuit 110, the constant-voltage circuit 112, and the limiter circuit 114. Note that, for the low supply voltage Vss, the equations Vss<Vdd and Vss<Venv are satisfied.
Next, an example of the circuit configuration of the semiconductor device will be described with reference to
In
The capability of the antenna 202 to receive a signal from the external device varies depending on the shape or number of turns of the antenna 202, the transmission method which comes in the electromagnetic induction method, the radio wave method, and the like, the frequency band of the signal (a carrier wave or an amplitude modulation wave). Here, there is no particular limitation on them. The resonance capacitor 204 is provided to optimize the resonance frequency of the antenna circuit 102 so that it becomes around the frequency of the signal from the external device, in combination with the antenna 202.
The rectifier circuit 110 includes a half-wave voltage doubler rectifier circuit including a capacitor 212, a transistor 214, a transistor 216, and a capacitor 218. Note that the rectifier circuit 110 is not limited to the half-wave voltage doubler rectifier circuit, and may be a half-wave rectifier circuit, a full-wave rectifier circuit, a full-wave voltage doubler rectifier circuit, a bridge rectifier circuit, or the like.
A resistor 255 is a pull-down resistor and pulls down the output of the rectifier circuit 110 to the low supply voltage Vss when the generation of the envelope voltage Venv in the rectifier circuit 110 is not performed.
The voltage detection circuit 122 includes a resistor 222, a plurality of transistors connected in series, a transistor 228, and a resistor 229. The plurality of transistors is diode-connected transistors. Note that although transistors 224 to 227 are shown as the plurality of transistors in
The envelope voltage Venv is supplied by the rectifier circuit 110 to one terminal of the resistor 222 and a first terminal of the transistor 228. A first terminal of the transistor located at one end among the transistors 224 to 227 connected in series (here, the transistor 224) is connected to a gate of the transistor 228 and the other terminal of the resistor 222. A first terminal of the transistor located at the other end among the transistors 224 to 227 connected in series (here, the transistor 227) and one terminal of the resistor 229 are supplied with the low supply voltage Vss by the wiring 116. A second terminal of the transistor 228 and the other terminal of the resistor 229 are connected to the filter circuit 124.
The filter circuit 124 includes a capacitor 234. One terminal of the capacitor 234 is connected to the voltage detection circuit 122 and the resonance frequency regulating circuit 126. The other terminal of the capacitor 234 is connected to the wiring 116.
Note that although the low supply voltage Vss is supplied from the wiring 116 to the other terminal of the capacitor 234 in
The resonance frequency regulating circuit 126 includes a capacitor 242 and a transistor 244. One terminal of the capacitor 242 is connected to a first terminal of the antenna circuit 102, and the other terminal is connected to a first terminal of the transistor 244. A gate of the transistor 244 is connected to the filter circuit 124. Further, a second terminal of the transistor 244 is connected to a second terminal of the antenna circuit 102 and is supplied with the low supply voltage Vss by the wiring 116.
The voltage detection circuit 122 can monitor the envelope voltage Venv generated by the rectifier circuit 110 and supply an output potential to the resonance frequency regulating circuit 126 in accordance with the magnitude of the envelope voltage Venv. Specific operation will be described below.
When the envelope voltage Venv is low, the gate-source voltages are below the threshold voltages in the transistors 224 to 227, so that these transistors are off. Consequently, the potential of the gate of the transistor 228 becomes approximately equal to the envelope voltage Venv, so that the transistor 228 is turned off.
When the envelope voltage Venv increases, the gate-source voltages exceed the threshold voltages in the transistors 224 to 227, so that these transistors are turned on. At the same time, the potential of the gate of the transistor 228 becomes one obtained by voltage division between the transistors 224 to 227 which are on and the resistor 222, and is varied in accordance with variations in impedance between the source and the drain of each of the transistors 224 to 227.
When the envelope voltage Venv further increases and reaches a predetermined value, the gate-source voltage exceeds the threshold voltage in the transistor 228, so that the transistor 228 is turned on. Then, a potential obtained by voltage division between the transistor 228 which is on and the resistor 229 is supplied to the resonance frequency regulating circuit 126 as an output potential.
The resonance frequency regulating circuit 126 can vary the resonance frequency of the antenna circuit 102 when supplied with the output potential by the voltage detection circuit 122. Specific operation will be described below.
When the envelope voltage Venv reaches a predetermined value, the voltage detection circuit 122 supplies an output potential to the gate of the transistor 244. Subsequently, when the gate-source voltage exceeds the threshold voltage in the transistor 244, the transistor 244 is turned on.
The other terminal of the capacitor 242 is connected to the wiring 116 via the transistor 244 which is on. Consequently, the capacity of the capacitor 242 is effectively added to the resonance capacity, so that the resonance frequency varies, thereby reducing the electric power of a carrier wave or an amplitude modulation wave that the antenna 202 can receive.
As described above, by varying the resonance frequency of the antenna 202, the electric power of a carrier wave or an amplitude modulation wave received by the antenna circuit 102 can be reduced. Thus, the rectifier circuit 110 can be prevented from being damaged by the supply of a carrier wave or an amplitude modulation wave with high electric power.
Since the electric power of a carrier wave or an amplitude modulation wave received by the antenna circuit 102 can be reduced, the envelope voltage Venv generated in accordance with a signal received by the antenna circuit 102 can be lowered. Consequently, the constant-voltage circuit 112 can be prevented from being damaged by the supply of excessive envelope voltage Venv.
Similarly, when the high supply voltage Vdd generated from the envelope voltage Venv is used as drive voltage (or the envelope voltage Venv is used as drive voltage) in each of the circuits such as the demodulation circuit 104, the logic circuit 106, and the modulation circuit 108, each of the circuits can be prevented from being damaged by the supply of excessive drive voltage.
As described above, in the semiconductor device in this embodiment, by providing the resonance frequency regulating circuit 126, the resonance frequency of the antenna circuit 102 can be varied with the resonance frequency regulating circuit 126 in accordance with the output potential of the voltage detection circuit 122. Consequently, the electric power of a carrier wave or an amplitude modulation wave received by the semiconductor device can be reduced, thereby preventing circuits included in the semiconductor device from being damaged.
Here, an example of a semiconductor device that wirelessly transmits and receives data is a passive-type semiconductor device.
A passive-type semiconductor device generates a DC voltage from a signal (a carrier wave or an amplitude modulation wave) received by the antenna circuit 102 and uses it as electric power for driving the semiconductor device. Such a semiconductor device does not have a battery and thus has advantages of small size and light weight.
Here, since the passive-type semiconductor device gets electrical power to operate from a signal received by the antenna circuit 102, the amplitude of AC voltage in the antenna 202 is approximately equal to that of the generated DC voltage.
Therefore, providing the passive-type semiconductor device with the resonance frequency regulating circuit 126 and, as described above, reducing the electric power of a carrier wave or an amplitude modulation wave is particularly effective in preventing circuits included in the passive-type semiconductor device from being damaged.
Further, an alternating leakage current occurs in the resonance frequency regulating circuit 126.
The alternating leakage current is caused by the fact that the voltage amplitude of a signal from the antenna circuit 102 travels to the gate of the transistor 244 through parasitic capacitance formed between the gate and the drain of the transistor 244 or parasitic capacitance formed between the gate and the source of the transistor 244. Note that the alternating leakage current constantly leaks from the gate of the transistor 244 regardless of the on/off state of the transistor 244.
Moreover, the amplitude of AC voltage output from the antenna circuit 102 is approximately equal to that of the generated DC voltage, so that alternating leakage current has a magnitude which is not negligible in the circuit operation.
If such alternating leakage current flows into the voltage detection circuit, the voltage detection circuit malfunctions, so that the resonance frequency regulating circuit is controlled abnormally. Consequently, the resonance frequency of the antenna circuit is varied improperly. As a result, even in the case where the electric power of a carrier wave or an amplitude modulation wave received by the antenna circuit is not so high, the operation of the resonance frequency regulating circuit reduces the electric power received by the antenna circuit, thereby preventing the generation of voltage needed to drive the logic circuit and the like.
Further, the transistor and the resistor included in the voltage detection circuit consume the electric power of the alternating leakage current flowing thereinto. This consumption of the electric power greatly increases the power consumption of the whole semiconductor device.
On the other hand, the wireless tag 100 illustrated in
In general, when a plurality of paths is present, current tends to flow to a path with lower impedance. In addition, a capacitor has impedance that decreases with increasing frequency.
Then, in the semiconductor device in this embodiment, providing the capacitor 234 can set the impedance between one terminal of the capacitor 234 and the wiring 116 (which corresponds to the AC impedance of the capacitor 234) lower than the impedance between one terminal of the capacitor 234 and the voltage detection circuit 122.
Therefore, an alternating leakage current that occurs in the resonance frequency regulating circuit 126 can be made to flow into the capacitor 234 more easily than into the voltage detection circuit 122, and thus passed (released) to the wiring 116 via the capacitor 234.
As described above, by passing an alternating leakage current that occurs in the resonance frequency regulating circuit 126 preferentially to the capacitor 234 included in the filter circuit 124, the alternating leakage current can be prevented from flowing into the voltage detection circuit 122.
As described above, in the semiconductor device in this embodiment, an alternating leakage current that occurs in the resonance frequency regulating circuit 126 is passed preferentially to the capacitor 234 included in the filter circuit 124. This can prevent the alternating leakage current from flowing into the voltage detection circuit 122, prevent malfunction of the voltage detection circuit 122, and suppress the power consumption of the whole semiconductor device.
Consequently, the resonance frequency regulating circuit 126 can be controlled normally by the output potential of the voltage detection circuit 122. Thus, the resonance frequency of the antenna circuit 102 can be varied properly.
In contrast, according to calculation, a capacitor in an AC circuit consumes power instantly, but average power per cycle is zero. This is because that a reactive element such as a capacitor stores electric energy and discharges the stored electric energy. Therefore, in an AC circuit, a reactive element such as a capacitor consumes no power. In other words, a reactive element included in a circuit in a semiconductor device or the like can be regarded as an element which consumes no electric power regardless of the operation or the like of the circuit.
For this reason, the use of the capacitor 234 which is a reactive element reduces the consumption of electric power independent of the operation or the like of the semiconductor device, allowing electric power consumed as leakage current to be used as drive electric power which is used for communication. Consequently, the maximum communication range or the number of concurrently recognized devices can be increased.
In this embodiment, an example of the circuit configuration of the semiconductor device in Embodiment 1 illustrated in
In
Specifically, one terminal of the capacitor 234 is connected to the gate of the transistor 244 and one terminal of the resistor 332, and the other terminal is connected to the wiring 116. Further, the other terminal of the resistor 332 is connected to the voltage detection circuit 122.
Note that although the wiring 116 supplies the low supply voltage Vss to the other terminal of the capacitor 234 in
The configurations of the antenna circuit 102, the rectifier circuit 110, the voltage detection circuit 122, and the resonance frequency regulating circuit 126 are similar to those in
As described with reference to
In
The capacitor 234 has impedance that decreases with increasing frequency. Therefore, as described with reference to
The filter circuit 124 in this embodiment includes the resistor 332 in addition to the capacitor 234.
In the semiconductor device in this embodiment, providing the resistor 332 can set the impedance between one terminal of the capacitor 234 and the voltage detection circuit 122 (which corresponds to the impedance of the resistor 332) higher than the impedance between one terminal of the capacitor 234 and the wiring 116 (which corresponds to the AC impedance of the capacitor 234).
Therefore, an alternating leakage current that occurs in the resonance frequency regulating circuit 126 can be made to flow into the capacitor 234 more easily than into the voltage detection circuit 122, and thus passed (let out) to the wiring 116 via the capacitor 234.
As described above, by making an alternating leakage current that occurs in the resonance frequency regulating circuit 126 unlikely to flow into the voltage detection circuit 122 with the use of the resistor 332, the alternating leakage current can be prevented from flowing into the voltage detection circuit 122.
Since the voltage detection circuit 122 supplies an output potential to the resonance frequency regulating circuit 126 via the resistor 332, the impedance of the resistor 332 preferably has such a magnitude that it has no influence on the output potential.
In addition, the AC impedance of the capacitor 234 is preferably lower than the synthetic impedance of the impedance of the resistor 332 and the output impedance of the voltage detection circuit 122.
As described above, in the semiconductor device in this embodiment, by making an alternating leakage current that occurs in the resonance frequency regulating circuit 126 unlikely to flow into the voltage detection circuit 122 with the use of the resistor 332, the alternating leakage current can be passed (let out) to the wiring 116 via the capacitor 234.
As described above, in the semiconductor device in this embodiment, an alternating leakage current is made unlikely to flow into the voltage detection circuit 122 with the use of the resistor 332. In addition, the alternating leakage current is easily let out to the wiring 116 with the help of the capacitor 234. This can prevent the alternating leakage current from flowing into the voltage detection circuit 122 and prevent malfunction of the voltage detection circuit 122.
Consequently, the resonance frequency regulating circuit 126 can be controlled normally by the output potential of the voltage detection circuit 122. Thus, the resonance frequency of the antenna circuit 102 can be varied properly.
The use of the capacitor 234 which is a reactive element reduces the consumption of electric power independent of the operation or the like of the semiconductor device, allowing electric power consumed as leakage current to be used as drive electric power which is used for communication. Consequently, the maximum communication range or the number of concurrently recognized devices can be increased.
Further, the use of the resistor 332 facilitates a change of the magnitude of the impedance of a path through which current flows from the resonance frequency regulating circuit 126 to an output terminal of the voltage detection circuit 122. In addition, the resistor 332 is rather small among elements having high impedance, and thus can contribute to a reduction in the size of the semiconductor device.
In this embodiment, current flow in the AC circuit in the semiconductor device that has been described with reference to
Paths through which alternating leakage current may flow from the resonance frequency regulating circuit 126 are a path through which current flow to a terminal supplied with the low supply voltage Vss via B-C, and a path through which current flow to the output terminal of the voltage detection circuit 122 via B-D, which are illustrated in
In the configuration in
As described above, by setting the impedance of B-C lower than the synthetic impedance of B-D and the output terminal of the voltage detection circuit 122, alternating leakage current can be made to flow to the path through which current flow to the terminal supplied with the low supply voltage Vss via B-C more easily than to the path through which current flow to the output terminal of the voltage detection circuit 122 via B-D.
Consequently, providing the capacitor 234 as the filter circuit 124 makes leakage current easily flow into the capacitor 234, so that the leakage current can be prevented from flowing into the constant-voltage circuit 112.
In contrast, according to calculation, a capacitor in an AC circuit consumes power instantly, but average power per cycle is zero. This is because that a reactive element such as a capacitor stores electric energy and discharges the stored electric energy. Therefore, in an AC circuit, a reactive element such as a capacitor consumes no power. In other words, a reactive element included in a circuit in a semiconductor device or the like can be regarded as an element which consumes no electric power regardless of the operation or the like of the circuit.
For this reason, the use of the capacitor 234 which is a reactive element reduces the consumption of electric power independent of the operation or the like of the semiconductor device, allowing electric power consumed as leakage current to be used as drive electric power which is used for communication. Consequently, the maximum communication range or the number of concurrently recognized devices can be increased.
In this embodiment, current flow in the AC circuit in the semiconductor device that has been described with reference to
Paths through which alternating leakage current may flow from the resonance frequency regulating circuit 126 are a path through which current flow to a terminal supplied with the low supply voltage Vss via B-C, and a path through which current flow to the output terminal of the voltage detection circuit 122 via B-D, which are illustrated in
In the configuration in
Further, in the configuration in
Note that in the configuration in
As described above, by further increasing a difference between the impedance of B-C and the synthetic impedance of B-D and the output terminal of the voltage detection circuit 122, alternating leakage current can be made to flow to the path through which current flow to the terminal supplied with the low supply voltage Vss via B-C further more easily than to the path through which current flow to the output terminal of the voltage detection circuit 122 via B-D.
Consequently, providing the capacitor 234 and the resistor 332 as the filter circuit 124 makes leakage current flow into the capacitor 234 more easily, so that the leakage current can be prevented from flowing into the constant-voltage circuit 112.
The use of the capacitor 234 which is a reactive element reduces the consumption of electric power independent of the operation or the like of the semiconductor device, allowing electric power consumed as leakage current to be used as drive electric power which is used for communication. Consequently, the maximum communication range or the number of concurrently recognized devices can be increased.
Further, the use of the resistor 332 facilitates a change of the magnitude of the impedance of B-D. In addition, the resistor 332 is rather small among elements having high impedance, and thus can contribute to a reduction in the size of the semiconductor device.
Among semiconductor devices that wirelessly transmit and receive data, a passive-type semiconductor device has been particularly described in Embodiments 1 and 2 with reference to
In this embodiment, an example of a semiconductor device that wirelessly transmits and receives data which is different from that in
By providing another antenna circuit in addition to the antenna circuit 102 in the wireless tag 100, the wireless tag 100 can receive electromagnetic waves and the like that are generated randomly and then rectify them with the rectifier circuit 110, thereby obtaining electric power to store in a battery circuit 700.
When the high supply voltage Vdd supplied by the constant-voltage circuit 112 to the circuits such as the demodulation circuit 104 is not high enough to operate each circuit, the battery circuit 700 can supply voltage to the constant-voltage circuit 112. Alternatively, each circuit can be supplied with the high supply voltage Vdd by the constant-voltage circuit 112 and also with voltage by the battery circuit 700.
Thus, charging the battery circuit 700 enables continuous use of the wireless tag 100.
The battery circuit 700 can be a battery formed into a sheet form. For example, the use of a lithium polymer battery that includes a gel electrolyte, a lithium ion battery, a lithium secondary battery, or the like can reduce the size of the battery circuit 700. Alternatively, the battery circuit 700 can be a nickel-hydrogen battery, a nickel-cadmium battery, a capacitor having high capacitance, or the like.
In this embodiment, a structural example of a transistor in the semiconductor devices in the above embodiments will be described.
A structural example of a transistor including an oxide semiconductor layer as the semiconductor layer will be described with reference to
A transistor in
The transistor in
Further,
A transistor in
The transistor in
Here, when part of or whole of the oxide semiconductor layer 723 overlaps the conductive layer 721, incident light on the oxide semiconductor layer 723 can be reduced.
Further,
A transistor in
The transistor in
Here, when part of or whole of the oxide semiconductor layer 733 overlaps the conductive layer 731, incident light on the oxide semiconductor layer 733 can be reduced.
Further,
A transistor in
The transistor in
For each of the substrates (the substrate 710, the substrate 720, the substrate 730, and the substrate 740) a glass substrate (e.g., a barium borosilicate glass substrate and an aluminoborosilicate glass substrate), a substrate formed of an insulator (e.g., a ceramic substrate, a quartz substrate, and a sapphire substrate), a crystallized glass substrate, a plastic substrate, a semiconductor substrate (e.g., a silicon substrate), or the like can be used.
In the transistor in
Note that as in the transistor in
The conductive layers (the conductive layer 711, the conductive layer 721, the conductive layer 731, and the conductive layer 741) function as a gate of the transistor. For these conductive layers, as an example, a layer including a metal material such as molybdenum, titanium, chromium, tantalum, tungsten, aluminum, copper, neodymium, or scandium, or an alloy material which contains the metal material as a main component is used.
The insulating layers (the insulating layer 712, the insulating layer 722, the insulating layer 732, and the insulating layer 742) function as a gate insulating layer of the transistor.
A silicon oxide layer, a silicon nitride layer, a silicon oxynitride layer, a silicon nitride oxide layer, an aluminum oxide layer, an aluminum nitride layer, an aluminum oxynitride layer, an aluminum nitride oxide layer, a hafnium oxide layer, an aluminum gallium oxide layer, or the like can be used for the insulating layers serving as gate insulating layers.
As each of the insulating layers (the insulating layer 712, the insulating layer 722, the insulating layer 732, and the insulating layer 742) each of which functions as a gate insulating layer, which is in contact with the oxide semiconductor layer (the oxide semiconductor layer 713, the oxide semiconductor layer 723, the oxide semiconductor layer 733, and the oxide semiconductor layer 743), an insulating layer containing oxygen is preferably used, and more preferably, the insulating layer containing oxygen includes a region (also referred to as an oxygen excessive region) where the proportion of oxygen is higher than that in the stoichiometric composition.
When the insulating layer serving as a gate insulating layer includes the oxygen excessive region, oxygen can be prevented from being transferred from the oxide semiconductor layer to the insulating layer serving as a gate insulating layer. Further, oxygen can be supplied to the oxide semiconductor layer from the insulating layer serving as a gate insulating layer. Thus, the oxide semiconductor layer in contact with the insulating layer serving as a gate insulating layer can be a layer containing a sufficient amount of oxygen.
Furthermore, the insulating layers serving as gate insulating layers are preferably formed by a method for preventing entry of impurities such as hydrogen and water to the insulating layers. The reason is as follows. When the insulating layer serving as a gate insulating layer includes impurities such as hydrogen and water, entry of impurities such as hydrogen and water to the oxide semiconductor layers, extraction of oxygen in the oxide semiconductor layers due to impurities such as hydrogen and water, or the like occurs. Thus, the oxide semiconductor layer has low resistance (n-type conductivity) and a parasitic channel might be formed. For example, the insulating layer serving as a gate insulating layer is formed by a sputtering method. As a sputtering gas, a high-purity gas from which impurities such as hydrogen and water are removed is preferably used.
Further, treatment for supplying oxygen is preferably performed on the insulating layer serving as a gate insulating layer. As the treatment for supplying oxygen, heat treatment in an oxygen atmosphere, oxygen doping treatment, and the like can be given. Alternatively, oxygen may be added by performing irradiation with oxygen ions accelerated by an electric field. Note that in this specification and the like, “oxygen doping treatment” means addition of oxygen to a bulk, and the term “bulk” is used in order to clarify that oxygen is added not only to a surface of a film but also to the inside of the film. In addition, “oxygen doping” includes “oxygen plasma doping” in which oxygen which is made to be plasma is added to a bulk.
Treatment for supplying oxygen is performed on the insulating layer serving as a gate insulating layer, so that a region where the proportion of oxygen is higher than that in the stoichiometric composition is formed in the insulating layer serving as a gate insulating layer. Providing such a region allows oxygen to be supplied to the oxide semiconductor layer. Consequently, oxygen defects in the oxide semiconductor layer or at the interface between the oxide semiconductor layer and the insulating layer can be reduced.
For example, in the case where an aluminum gallium oxide layer is used as the insulating layer serving as a gate insulating layer, treatment for supplying oxygen such as oxygen doping treatment is performed; thus, the composition of aluminum gallium oxide can be GaxAl2-xO3+α (0<x<2, 0<α<1).
Alternatively, an oxygen gas or a mixed gas containing an inert gas (e.g., nitrogen or a rare gas such as argon) and oxygen is introduced when the insulating layer serving as a gate insulating layer is formed by a sputtering method, whereby an oxygen excessive region may be formed in the insulating layer which functions as a gate insulating layer. Note that after the deposition by a sputtering method, heat treatment may be performed.
The oxide semiconductor layers (the oxide semiconductor layer 713, the oxide semiconductor layer 723, the oxide semiconductor layer 733, and the oxide semiconductor layer 743) function as a channel formation layer of the transistor. As an oxide semiconductor that can be used for the oxide semiconductor layer, the following metal oxides can be given: quaternary metal oxides (e.g., an In—Sn—Ga—Zn—O-based metal oxide), ternary metal oxides (e.g., an In—Ga—Zn—O-based metal oxide, an In—Sn—Zn—O-based metal oxide, an In—Al—Zn—O-based metal oxide, a Sn—Ga—Zn—O-based metal oxide, an Al—Ga—Zn—O-based metal oxide, and a Sn—Al—Zn—O-based metal oxide), and binary metal oxides (e.g., an In—Zn—O-based metal oxide, a Sn—Zn—O-based metal oxide, an Al—Zn—O-based metal oxide, a Zn—Mg—O-based metal oxide, a Sn—Mg—O-based metal oxide, an In—Mg—O-based metal oxide, an In—Ga—O-based metal oxide, and an In—Sn—O-based metal oxide). Alternatively, unary metal oxides (an In—O-based metal oxide, a Sn—O-based metal oxide, a Zn—O-based metal oxide, or the like) can be used as the oxide semiconductor. Alternatively, as the oxide semiconductor, an oxide semiconductor obtained by adding silicon oxide (SiO2) to the above metal oxide can also be used.
A material represented by InMO3(ZnO)m (m>0) can be used as the oxide semiconductor. Here, M represents one or more metal elements selected from Ga, Al, Mn, and Co. For example, M can be Ga, Ga and Al, Ga and Mn, Ga and Co, or the like.
Here, an oxide semiconductor layer used for a transistor is preferably a layer from which an impurity such as hydrogen is sufficiently removed and to which oxygen is sufficiently supplied. Specifically, the concentration of hydrogen of the oxide semiconductor layer is, for example, 5×1019 atoms/cm3 or less, preferably 5×1018 atoms/cm3 or less, more preferably 5×1017 atoms/cm3 or less.
The concentration of carriers in the oxide semiconductor layer, in which hydrogen concentration is sufficiently reduced and defect states in an energy gap due to oxygen deficiency are reduced by sufficiently supplying oxygen as described above, is less than 1×1012/cm3, preferably less than 1×1011/cm3, more preferably less than 1.45×1010/cm3.
For example, the off-state current (per unit channel width (1 μm) here) at room temperature (25° C.) is 100 zA (1 zA (zeptoampere) is 1×10−21 A) or less, preferably 10 zA or less. In this manner, by using an i-type (intrinsic) or substantially i-type oxide semiconductor layer, the transistor having extremely favorable off-state current characteristics can be obtained.
The oxide semiconductor layer has a sodium concentration of 5×1016 atoms/cm3 or less, preferably 1×1016 atoms/cm3 or less, and more preferably 1×1015 atoms/cm3 or less. The oxide semiconductor layer has a lithium concentration of 5×1015 atoms/cm3 or less, preferably 1×1015 atoms/cm3 or less. The oxide semiconductor layer has a potassium concentration of 5×1015 atoms/cm3 or less, preferably 1×1015 atoms/cm3 or less.
An alkali metal and an alkaline earth metal are adverse impurities for the oxide semiconductor and are preferably contained as little as possible. An alkali metal, in particular, sodium diffuses into an oxide and becomes Na+ when an insulating film in contact with the oxide semiconductor is an oxide. In addition, sodium cuts a bond between metal and oxygen or enters the bond in the oxide semiconductor. As a result, transistor characteristics deteriorate (e.g., the transistor becomes normally-on (the shift of a threshold voltage to a negative side) or the mobility is decreased). This also causes variation in the characteristics. Such a problem is significant especially in the case where the hydrogen concentration in the oxide semiconductor is extremely low. Therefore, the concentration of an alkali metal is very preferably set to the above value in the case where the hydrogen concentration in the oxide semiconductor is lower than or equal to 5×1019 cm−3, particularly lower than or equal to 5×1018 cm−3.
Note that the above hydrogen concentration, sodium concentration, lithium concentration, and potassium concentration of the oxide semiconductor film are measured by SIMS (secondary ion mass spectroscopy).
The conductive layers (the conductive layers 715 and 716, the conductive layers 725 and 726, the conductive layers 735 and 736, and the conductive layers 745 and 746) each function as a source and a drain of the respective transistors. For example, as each of the conductive layers, a layer of a metal material such as aluminum, chromium, copper, tantalum, titanium, molybdenum, or tungsten, or an alloy material which contains any of the metal materials as its main component is used.
For example, as the conductive layer functioning as the source and the drain, a stacked layer of a layer of a metal such as aluminum or copper, and a layer of a high-melting-point metal such as titanium, molybdenum, or tungsten is used. Alternatively, a metal material layer of aluminum or copper is provided between a plurality of high-melting-point metal layers. The heat resistance of the transistor can be improved by using an aluminum layer to which an element for preventing generation of hillocks and whiskers (e.g., silicon, neodymium, or scandium) is added as the above conductive layer:
As the material of the conductive layer functioning as the source and the drain, indium oxide (In2O3), tin oxide (SnO2), zinc oxide (ZnO), an alloy of indium oxide and tin oxide (In2O3—SnO2, abbreviated to ITO), an alloy of indium oxide and zinc oxide (In2O3—ZnO), or such a metal oxide material containing silicon oxide is used.
The insulating layer 727 serves as a layer for protecting a channel formation layer of the transistor (also referred to as a channel protective layer).
As an example, an oxide insulating layer such as a silicon oxide layer is used for the oxide insulating layer 717 and the oxide insulating layer 737.
As an example, an inorganic insulating layer such as a silicon nitride layer, an aluminum nitride layer, a silicon nitride oxide layer, or an aluminum nitride oxide layer is used for the protective insulating layer 719, the protective insulating layer 729, and the protective insulating layer 739.
An oxide conductive layer functioning as a source region and a drain region may be provided as a buffer layer between the oxide semiconductor layer 743 and the conductive layer 745 and between the oxide semiconductor layer 743 and the conductive layer 746.
In the transistors in
In the transistor of
In the transistor of
Note that in the etching treatment for processing the shape of the oxide conductive film, etching conditions (the kind of etchant, the concentration of etchant, the etching time, and the like) are appropriately adjusted so that the oxide semiconductor layer is not excessively etched.
As the formation method of the oxide conductive layer 752 and the oxide conductive layer 754, a sputtering method, a vacuum evaporation method (e.g., an electron beam evaporation method), an arc discharge ion plating method, or a spray method is used. As a material of the oxide conductive layers, zinc oxide, zinc aluminum oxide, zinc aluminum oxynitride, zinc gallium oxide, indium tin oxide containing silicon oxide (ITSO), or the like can be used. In addition, the above materials may contain silicon oxide.
When the oxide conductive layers are each provided as a source region or a drain region between the oxide semiconductor layer 743 and the conductive layer 745 or the conductive layer 746 which functions as a source or a drain, lower resistance of the source region and the drain region can be achieved. Consequently, the transistor can operate at high speed.
With the structure of the oxide semiconductor layer 743, the oxide conductive layer (the oxide conductive layer 752 or the oxide conductive layer 754) which functions as a drain region, and the conductive layer (the conductive layer 745 or the conductive layer 746) which functions as a drain, withstand voltage of the transistor can be increased.
In a semiconductor device that wirelessly transmits and receives data and includes a semiconductor integrated circuit using a plurality of minute semiconductor elements, malfunction of the semiconductor integrated circuit or damage to the semiconductor elements is likely to be caused by electrostatic discharge (ESD) from the outside. Especially in an antenna using a conductor with a large surface area, for example, electrostatic discharge is likely to occur.
In this embodiment, a structure which protects a semiconductor integrated circuit from electrostatic discharge will be described. Note that in this embodiment, an RF tag is used as an example of a semiconductor device that wirelessly transmits and receives data.
Structural examples of the RF tag are illustrated in
In
Note that in
In
In
Providing a shield only on one side of a semiconductor integrated circuit can keep the shield from preventing the antenna from receiving a signal sent from a device capable of wirelessly transmitting and receiving data, such as an R/W, thereby ensuring favorable communication accuracy.
In
A preferable material for the shields described with reference to
Note that tantalum nitride, titanium nitride, or the like is used as the nitride material.
As the oxide material, indium tin oxide (ITO), indium tin oxide containing silicon oxide (ITSO), organoindium, organotin, zinc oxide, or the like can be used. Alternatively, indium zinc oxide (IZO) containing zinc oxide (ZnO), zinc oxide (ZnO), zinc oxide containing gallium (Ga), tin oxide (SnO2), indium oxide containing tungsten oxide, indium zinc oxide containing tungsten oxide, indium oxide containing titanium oxide, indium tin oxide (ITO) containing titanium oxide, or the like can be used.
Alternatively, a semiconductor film having conductivity, which is obtained by adding an impurity element or the like to a semiconductor, or the like can be used. For example, a polycrystalline silicon film or the like doped with an impurity element such as phosphorus can be used.
For the shields, a conductive macromolecule polymer (also called a conductive polymer) can be used. As the conductive macromolecule, a so-called π electron conjugated conductive macromolecule can be used. Examples include polyaniline and its derivative, polypyrrole and its derivative, polythiophene and its derivative, and a copolymer of two or more kinds thereof.
A shield containing a conductive macromolecule may contain an organic resin or a dopant (a halogen, a Lewis acid, an inorganic acid, an organic acid, a transition metal halide, an organic cyano compound, a non-ionic surfactant, or the like).
In this embodiment, examples of electronic devices using any of the semiconductor devices in the above embodiments will be described with reference to
The semiconductor device in the above embodiments is versatile. For example, the semiconductor device can be used in bills, coins, securities, bearer bonds, certificates, recording media, packing containers, vehicles, personal belongings (e.g., bags or glasses), foods, plants, animals, human bodies, clothes, products for daily use, or electronic devices (e.g., liquid crystal display devices, EL display devices, television sets, or mobile phones), tags for objects, commuter passes, carnets, various tickets or the like.
Certificates include driver's licenses, resident's cards and the like.
Examples of recording media include DVDs and video tapes.
Packing containers include packing paper, plastic bottles, and the like.
Vehicles include bicycles and the like.
Note that, in order to be fixed to an article, each of the semiconductor devices 2201 to 2207 is mounted to a printed circuit board, attached to a surface of the article, or embedded in the article. For example, in order to be fixed to a book, each of the devices is incorporated in paper or in order to be fixed to a package using an organic resin, each of the devices is incorporated in the organic resin. The semiconductor devices 2201 to 2207 can be small, thin, and lightweight. Thus, the devices do not destroy the design of the article or the like to which they are fixed.
In this example, the results of tests on wireless tags, which are taken as examples of the semiconductor devices in the above embodiments, for their input power will be described with reference to
Circuits A and B which correspond to semiconductor devices in the above embodiments were used as the wireless tags.
The circuit A corresponds to the semiconductor device in Embodiment 1 illustrated in
The circuit B corresponds to the semiconductor device in Embodiment 2 illustrated in
Circuits C to E which are semiconductor devices having circuit configurations different from those of the semiconductor devices in the above embodiments were used as wireless tags for comparison. The circuit configurations of the circuits C and D for comparison will be described with reference to
The circuit C includes a filter circuit 1324. The filter circuit 1324 is the same as the semiconductor device illustrated in
As illustrated in
The circuit E does not include even the limiter circuit, i.e., does not include the voltage detection circuit, the filter circuit, and the resonance frequency regulating circuit.
Note that in the tests, the capacitance of the capacitor 234 was set to 12 pF, and the resistance of the resistor 332 was set to 62 kΩ.
The results of the tests on wireless tags for their input power which use the circuits A to E will be described with reference to
First, the circuit E will be described.
The circuit E does not include the limiter circuit, so that its generated voltage is unlimited as shown in
Thus, a wireless tag in operation which does not include the limiter circuit is given an excessive generated voltage when receiving excessive electric power of a carrier wave or an amplitude modulation wave, which may damage the wireless tag.
Next, the circuits C and D will be described.
The circuit D is the same as the circuit E except that it further includes the voltage detection circuit 122 and the resonance frequency regulating circuit 126. The circuit C is the same as the circuit D except that it further includes the filter circuit 1324.
The circuits C and D each include the voltage detection circuit 122 and the resonance frequency regulating circuit 126, so that their generated voltages were just around 3 V even when the input power of the wireless tags exceeded 5 dBm as shown in
Next, the circuits A and B will be described.
As the circuits C and D, the circuits A and B each include the voltage detection circuit 122 and the resonance frequency regulating circuit 126, so that their generated voltages were just around 3 V even when the input power of the wireless tags exceeded 5 dBm as shown in
As described above, the semiconductor devices in the above embodiments can prevent reception of an excessive electric power of a carrier wave or an amplitude modulation wave, thereby preventing the wireless tag from being damaged by an excessive generated voltage.
This application is based on Japanese Patent Application serial no. 2010-203878 filed with Japan Patent Office on Sep. 13, 2010, the entire contents of which are hereby incorporated by reference.
| Number | Date | Country | Kind |
|---|---|---|---|
| 2010-203878 | Sep 2010 | JP | national |
| Number | Name | Date | Kind |
|---|---|---|---|
| 3529248 | Boelke | Sep 1970 | A |
| 5731856 | Kim et al. | Mar 1998 | A |
| 5744864 | Cillessen et al. | Apr 1998 | A |
| 6294274 | Kawazoe et al. | Sep 2001 | B1 |
| 6427065 | Suga et al. | Jul 2002 | B1 |
| 6563174 | Kawasaki et al. | May 2003 | B2 |
| 6727522 | Kawasaki et al. | Apr 2004 | B1 |
| 7049190 | Takeda et al. | May 2006 | B2 |
| 7061014 | Hosono et al. | Jun 2006 | B2 |
| 7064346 | Kawasaki et al. | Jun 2006 | B2 |
| 7105868 | Nause et al. | Sep 2006 | B2 |
| 7211825 | Shih et al | May 2007 | B2 |
| 7282782 | Hoffman et al. | Oct 2007 | B2 |
| 7297977 | Hoffman et al. | Nov 2007 | B2 |
| 7323356 | Hosono et al. | Jan 2008 | B2 |
| 7385224 | Ishii et al. | Jun 2008 | B2 |
| 7402506 | Levy et al. | Jul 2008 | B2 |
| 7411209 | Endo et al. | Aug 2008 | B2 |
| 7453065 | Saito et al. | Nov 2008 | B2 |
| 7453087 | Iwasaki | Nov 2008 | B2 |
| 7462862 | Hoffman et al. | Dec 2008 | B2 |
| 7468304 | Kaji et al. | Dec 2008 | B2 |
| 7501293 | Ito et al. | Mar 2009 | B2 |
| 7674650 | Akimoto et al. | Mar 2010 | B2 |
| 7732819 | Akimoto et al. | Jun 2010 | B2 |
| 7907902 | Kato et al. | Mar 2011 | B2 |
| 8181875 | Nishido | May 2012 | B2 |
| 8181882 | Hata et al. | May 2012 | B2 |
| 8224277 | Furutani | Jul 2012 | B2 |
| 8358202 | Takahashi | Jan 2013 | B2 |
| 8439270 | Nishijima | May 2013 | B2 |
| 8482261 | Kato et al. | Jul 2013 | B2 |
| 20010046027 | Tai et al. | Nov 2001 | A1 |
| 20020056838 | Ogawa | May 2002 | A1 |
| 20020132454 | Ohtsu et al. | Sep 2002 | A1 |
| 20030189401 | Kido et al. | Oct 2003 | A1 |
| 20030218222 | Wager, III et al. | Nov 2003 | A1 |
| 20040038446 | Takeda et al. | Feb 2004 | A1 |
| 20040127038 | Carcia et al. | Jul 2004 | A1 |
| 20050017302 | Hoffman | Jan 2005 | A1 |
| 20050199959 | Chiang et al. | Sep 2005 | A1 |
| 20060035452 | Carcia et al. | Feb 2006 | A1 |
| 20060043377 | Hoffman et al. | Mar 2006 | A1 |
| 20060091793 | Baude et al. | May 2006 | A1 |
| 20060108529 | Saito et al. | May 2006 | A1 |
| 20060108636 | Sano et al. | May 2006 | A1 |
| 20060110867 | Yabuta et al. | May 2006 | A1 |
| 20060113536 | Kumomi et al. | Jun 2006 | A1 |
| 20060113539 | Sano et al. | Jun 2006 | A1 |
| 20060113549 | Den et al. | Jun 2006 | A1 |
| 20060113565 | Abe et al. | Jun 2006 | A1 |
| 20060169973 | Isa et al. | Aug 2006 | A1 |
| 20060170111 | Isa et al. | Aug 2006 | A1 |
| 20060197092 | Hoffman et al. | Sep 2006 | A1 |
| 20060208977 | Kimura | Sep 2006 | A1 |
| 20060228974 | Thelss et al. | Oct 2006 | A1 |
| 20060231882 | Kim et al. | Oct 2006 | A1 |
| 20060238135 | Kimura | Oct 2006 | A1 |
| 20060244107 | Sugihara et al. | Nov 2006 | A1 |
| 20060284171 | Levy et al. | Dec 2006 | A1 |
| 20060284172 | Ishii | Dec 2006 | A1 |
| 20060292777 | Dunbar | Dec 2006 | A1 |
| 20070024187 | Shin et al. | Feb 2007 | A1 |
| 20070046191 | Saito | Mar 2007 | A1 |
| 20070052025 | Yabuta | Mar 2007 | A1 |
| 20070054507 | Kaji et al. | Mar 2007 | A1 |
| 20070090365 | Hayashi et al. | Apr 2007 | A1 |
| 20070108446 | Akimoto | May 2007 | A1 |
| 20070152217 | Lai et al. | Jul 2007 | A1 |
| 20070172591 | Seo et al. | Jul 2007 | A1 |
| 20070187678 | Hirao et al. | Aug 2007 | A1 |
| 20070187760 | Furuta et al. | Aug 2007 | A1 |
| 20070194379 | Hosono et al. | Aug 2007 | A1 |
| 20070252928 | Ito et al. | Nov 2007 | A1 |
| 20070272922 | Kim et al. | Nov 2007 | A1 |
| 20070287296 | Chang | Dec 2007 | A1 |
| 20080006877 | Mardilovich et al. | Jan 2008 | A1 |
| 20080038882 | Takechi et al. | Feb 2008 | A1 |
| 20080038929 | Chang | Feb 2008 | A1 |
| 20080050595 | Nakagawara et al. | Feb 2008 | A1 |
| 20080073653 | Iwasaki | Mar 2008 | A1 |
| 20080083950 | Pan et al. | Apr 2008 | A1 |
| 20080106191 | Kawase | May 2008 | A1 |
| 20080128689 | Lee et al. | Jun 2008 | A1 |
| 20080129195 | Ishizaki et al. | Jun 2008 | A1 |
| 20080150475 | Kato et al. | Jun 2008 | A1 |
| 20080166834 | Kim et al. | Jul 2008 | A1 |
| 20080182358 | Cowdery-Corvan et al. | Jul 2008 | A1 |
| 20080224133 | Park et al. | Sep 2008 | A1 |
| 20080254569 | Hoffman et al. | Oct 2008 | A1 |
| 20080258139 | Ito et al. | Oct 2008 | A1 |
| 20080258140 | Lee et al. | Oct 2008 | A1 |
| 20080258141 | Park et al. | Oct 2008 | A1 |
| 20080258143 | Kim et al. | Oct 2008 | A1 |
| 20080296568 | Ryu et al. | Dec 2008 | A1 |
| 20090068773 | Lai et al. | Mar 2009 | A1 |
| 20090073325 | Kuwabara et al. | Mar 2009 | A1 |
| 20090114910 | Chang | May 2009 | A1 |
| 20090134399 | Sakakura et al. | May 2009 | A1 |
| 20090152506 | Umeda et al. | Jun 2009 | A1 |
| 20090152541 | Maekawa et al. | Jun 2009 | A1 |
| 20090278122 | Hosono et al. | Nov 2009 | A1 |
| 20090280600 | Hosono et al. | Nov 2009 | A1 |
| 20100065844 | Tokunaga | Mar 2010 | A1 |
| 20100092800 | Itagaki et al. | Apr 2010 | A1 |
| 20100109002 | Itagaki et al. | May 2010 | A1 |
| 20110163613 | Kato et al. | Jul 2011 | A1 |
| 20110187435 | Kamata | Aug 2011 | A1 |
| 20110235295 | Nishijima | Sep 2011 | A1 |
| 20130240877 | Nishijima | Sep 2013 | A1 |
| Number | Date | Country |
|---|---|---|
| 1737044 | Dec 2006 | EP |
| 2226847 | Sep 2010 | EP |
| 60-198861 | Oct 1985 | JP |
| 63-210022 | Aug 1988 | JP |
| 63-210023 | Aug 1988 | JP |
| 63-210024 | Aug 1988 | JP |
| 63-215519 | Sep 1988 | JP |
| 63-239117 | Oct 1988 | JP |
| 63-265818 | Nov 1988 | JP |
| 05-251705 | Sep 1993 | JP |
| 08-264794 | Oct 1996 | JP |
| 11-53491 | Feb 1999 | JP |
| 11-505377 | May 1999 | JP |
| 2000-044236 | Feb 2000 | JP |
| 2000-150900 | May 2000 | JP |
| 2001-260580 | Sep 2001 | JP |
| 2002-076356 | Mar 2002 | JP |
| 2002-289859 | Oct 2002 | JP |
| 2003-086000 | Mar 2003 | JP |
| 2003-086808 | Mar 2003 | JP |
| 2004-103957 | Apr 2004 | JP |
| 2004-273614 | Sep 2004 | JP |
| 2004-273732 | Sep 2004 | JP |
| WO-2004114391 | Dec 2004 | WO |
| Entry |
|---|
| Asakuma.N et al., “Crystallization and Reduction of Sol-Gel-Derived Zinc Oxide Films by Irradiation With Ultraviolet Lamp”, Journal of Sol-Gel Science and Technology, 2003, vol. 26, pp. 181-184. |
| Asaoka.Y et al., “29.1: Polarizer-Free Reflective LCD Combined With Ultra Low-Power Driving Techonology”, SID Digest '09 : SID International Symposium Digest of Technical Papers, May 31, 2009, pp. 395-398. |
| Chern.H et al., “An Analytical Model for the Above-Threshold Characteristics of Polysilicon Thin-Film Transistors”, IEEE Transactions of Electron Devices, Jul. 1, 1995, vol. 42, No. 7, pp. 1240-1246. |
| Cho.D et al., “21.2:Al and Sn-Doped Zinc Indium Oxide Thin Film Transistors for AMOLED Back-Plane”, SID Digest '09 : SID International Symposium Digest of Technical Papers, May 31, 2009, pp. 280-283. |
| Clark.S et al., “First Principles Methods Using CASTEP”, Zeitschrift fur Kristallographie, 2005, vol. 220, pp. 567-570. |
| Coates.D et al., “Optical Studies of the Amorphous Liquid-Cholesteric Liquid Crystal Transition:The “Blue Phase””, Physics Letters, Sep. 10, 1973, vol. 45A, No. 2, pp. 115-116. |
| Costello.M et al., “Electron Microscopy of a Cholesteric Liquid Crystal and Its Blue Phase”, Phys. Rev. A (Physical Review. A), May 1, 1984, vol. 29, No. 5, pp. 2957-2959. |
| Dembo.H et al., “RFCPUS on Glass and Plastic Substrates Fabricated by TFT Transfer Technology”, IEDM 05: Technical Digest of International Electron Devices Meeting, Dec. 5, 2005, pp. 1067-1069. |
| Fortunato.E at al., “Wide-Bandgap High-Mobility Zno Thin-Film Transistors Produced at Room Temperature”, Appl. Phys. Lett. (Applied Physics Letters) , Sep. 27, 2004, vol. 85, No. 13, pp. 2541-2543. |
| Fung.T et al., “2-D Numerical Simulation of High Performance Amorphous In—Ga—Zn—O TFTs for Flat Panel Displays”, AM-FPD '08 Digest of Technical Papers, Jul. 2, 2008, pp. 251-252, The Japan Society of Applied Physics. |
| Godo.H et al., “P-9:Numerical Analysis on Temperature Dependence of Characteristics of Amorphous In—Ga—Zn—Oxide TFT”, SID Digest '09 : SID International Symposium Digest of Technical Papers, May 31, 2009, pp. 1110-1112. |
| Godo.H et al., “Temperature Dependence of Characteristics and Electronics Structure for Amorphous In—Ga—Zn—Oxide TFT”, AM-FPD '09 Digest of Technical Papers, Jul. 1, 2009, pp. 41-44. |
| Hayashi.R et al., “42.1: Invited Paper: Improved Amorphous In—Ga—Zn—O TFTs”, SID Digest '08 : SID International Symposium Digest of Technical Papers, May 20, 2008, vol. 39, pp. 621-624. |
| Hirao.T et al., “Novel Top-Gate Zinc Oxide Thin-Film Transistors (ZnO TFTs) for AMLCDS”, Journal of the SID, 2007, vol. 15, No. 1, pp. 17-22. |
| Hosono.H et al., “Working hypothesis to explore novel wide band gap electrically conducting amorphous oxides and examples”, J. Non-Cryst. Solids (Journal of Non-Crystalline Solids), 1996, vol. 198-200, pp. 165-169. |
| Hosono.H, “68.3:Invited Paper:Transparent Amorphous Oxide Semiconductors for High Performance TFT”, SID Digest '07 : SID International Symposium Digest of Technical Papers, 2007, vol. 38, pp. 1830-1833. |
| Hsieh.H et al., “P-29:Modeling of Amorphous Oxide Semiconductor Thin Film Transistors and Subgap Density of States”, SID Digest '08 : SID International Symposium Digest of Technical Papers, May 20, 2008, vol. 39, pp. 1277-1280. |
| Ikeda.T et al., “Full-Functional System Liquid Crystal Display Using CG-Silicon Technology”, SID Digest '04 : SID International Symposium Digest of Technical Papers, 2004, vol. 35, pp. 860-863. |
| Janotti.A et al., “Native Point Defects in ZnO”, Phys. Rev. B (Physical Review. B), Oct. 4, 2007, vol. 76, No. 16, pp. 165202-1-165202-22. |
| Janotti.A et al., “Oxygen Vacancies in ZnO”, Appl. Phys. Lett. (Applied Physics Letters) , 2005, vol. 87, pp. 122102-1-122102-3. |
| Jeong.J et al., “3.1: Distinguished Paper: 12.1-Inch WXGA AMOLED Display Driven by Indium-Gallium-Zinc Oxide TFTs Array”, SID Digest '08 : SID International Symposium Digest of Technical Papers, May 20, 2008, vol. 39, No. 1, pp. 1-4. |
| Jin.D et al., “65.2:Distinguished Paper:World-Largest (6.5″) Flexible Full Color Top Emission AMOLED Display on Plastic Film and Its Bending Properties”, SID Digest '09 : SID International Symposium Digest of Technical Papers, May 31, 2009, pp. 983-985. |
| Kanno.H et al., “White Stacked Electrophosphorecent Organic Light-Emitting Devices Employng MOO3 as a Charge-Generation Layer”, Adv. Mater. (Advanced Materials), 2006, vol. 18, No. 3, pp. 339-342. |
| Kikuchi.H et al., “39.1:Invited Paper:Optically Isotropic Nano-Structured Liquid Crystal Composites for Display Applications”, SID Digest '09 : SID International Symposium Digest of Technical Papers, May 31, 2009, pp. 578-581. |
| Kikuchi.H et al., “62.2:Invited Paper:Fast Electro-Optical Switching in Polymer-Stabilized Liquid Crystalline Blue Phases for Display Application”, SID Digest '07 : SID International Symposium Digest of Technical Papers, 2007, vol. 38, pp. 1737-1740. |
| Kikuchi.H et al., “Polymer-Stabilized Liquid Crystal Blue Phases”, Nature Materials, Sep. 2, 2002, vol. 1, pp. 64-68. |
| Kim.S et al., “High-Performance oxide thin film transistors passivated by various gas plasmas”, 214th ECS Meeting, 2008, No. 2317, ECS. |
| Kimizuka.N. et al., “Spinel,YBFE2O4, and YB2FE3O7 Types of Structures for Compounds in the INO3 and SC2O3—A2O3—BO Systems [A; Fe, Ga, or Al; B: Mg, Mn, Fe, Ni, Cu,or Zn] at Temperatures Over 1000° C.”, Journal of Solid State Chemistry, 1985, vol. 60, pp. 382-384. |
| Kimizuka.N. et al., “Syntheses and Single-Crystal Data of Homologous Compounds, In2O3(ZnO)m (m = 3, 4, and 5), InGaO3(ZnO)3, and Ga2O3(ZnO), (m = 7, 8, 9, and 16) in the In2O3—ZnGa2O4—ZnO System”, Journal of Solid State Chemstry, Apr. 1, 1995, vol. 116, No. 1, pp. 170-178. |
| Kitzerow.H et al., “Observation of Blue Phases in Chiral Networks”, Liquid Crystals, 1993, vol. 14, No. 3, pp. 911-916. |
| Kurokawa.Y et al., “UHF RFCPUS on Flexible and Glass Substrates for Secure RFID Systems”, Journal of Solid-State Circuits , 2008, vol. 43, No. 1, pp. 292-299. |
| Lany.S et al., “Dopability, Intrinsic Conductivity, and Nonstoichiometry of Transparent Conducting Oxides”, Phys. Rev. Lett. (Physical Review Letters), Jan. 26, 2007, vol. 98, pp. 045501-1-045501-4. |
| Lee.H et al., “Current Status of, Challenges to, and Perspective View of AM-OLED”, IDW '06 : Proceedings of the 13th International Display Workshops, Dec. 7, 2006, pp. 663-666. |
| Lee.J et al., “World'S Largest (15-Inch) XGA AMCLD Panel Using IgZo Oxide TFT”, SID Digest '08 : SID International Symposium Digest of Technical Papers, May 20, 2008, vol. 39, pp. 625-628. |
| Lee.M et al., “15.4:Excellent Performance of Indium—Oxide-Based Thin-Film Transistors by DC Sputtering”, SID Digest '09 : SID International Symposium Digest of Technical Papers, May 31, 2009, pp. 191-193. |
| Li.C et al., “Modulated Structures of Homologous Compounds InMO3(ZnO)m (M=In, Ga; m=Integer) Described by Four-Dimensional Superspace Group”, Journal of Solid State Chemistry, 1998, vol. 139, pp. 347-355. |
| Masuda.S et al., “Transparent thin film transistors using ZnO as an active channel layer and their electrical properties”, J. Appl. Phys. (Journal of Applied Physics) , Feb. 1, 2003, vol. 93, No. 3, pp. 1624-1630. |
| Meiboom.S et al., “Theory of the Blue Phase of Cholesteric Liquid Crystals”, Phys. Rev. Lett. (Physical Review Letters), May 4, 1981, vol. 46, No. 18, pp. 1216-1219. |
| Miyasaka.M, “Suftla Flexible Microelectronics on Their Way to Business”, SID Digest '07 : SID International Symposium Digest of Technical Papers, 2007, vol. 38, pp. 1673-1676. |
| Mo.Y et al., “Amorphous Oxide TFT Backplanes for Large Size AMOLED Displays”, IDW'08 : Proceedings of the 6th International Display Workshops, Dec. 3, 2008, pp. 581-584. |
| Nakamura.M et al., “The phase relations in the In2O3—Ga2ZnO4—ZnO system at 1350° C.”, Journal of Solid State Chemistry, Aug. 1, 1991, vol. 93, No. 2, pp. 298-315. |
| Nakamura.M, “Synthesis of Homologous Compound with New Long-Period Structure”, NIRM Newsletter, Mar. 1, 1995, vol. 150, pp. 1-4. |
| Nomura.K et al., “Amorphous Oxide Semiconductors for High-Performance Flexible Thin-Film Transistors”, Jpn. J. Appl. Phys. (Japanese Journal of Applied Physics) , 2006, vol. 45, No. 5B, pp. 4303-4308. |
| Nomura.K et al., “Carrier transport in transparent oxide semiconductor with intrinsic structural randomness probed using single-Crystalline InGaO3(ZnO)5 films”, Appl. Phys. Lett. (Applied Physics Letters) , Sep. 13, 2004, vol. 85, No. 11, pp. 1993-1995. |
| Nomura.K et al., “Room-Temperature Fabrication of Transparent Flexible Thin-Film Transistors using Amorphous Oxide Semiconductors”, Nature, Nov. 25, 2004, vol. 432, pp. 488-492. |
| Nomura.K et al., “Thin-Film Transistor Fabricated in Single-Crystalline Transparent Oxide Semiconductor”, Science, May 23, 2003, vol. 300, NO. 5623, pp. 1269-1272. |
| Nowatari.H et al., “60.2: Intermediate Connector With Suppressed Voltage Loss for White Tandem OLEDS”, SID Digest '09 : SID International Symposium Digest of Technical Papers, May 31, 2009, vol. 40, pp. 899-902. |
| Oba.F et al., “Defect energetics in ZnO: A hybrid Hartree-Fock density functional study”, Phys. Rev. B (Physical Review. B), 2008, vol. 77, pp. 245202-1-245202-6. |
| Oh.M et al., “Improving the Gate Stability of ZnO Thin-Film Transistors With Aluminum Oxide Dielectric Layers”, J. Electrochem. Soc. (Journal of the Electrochemical Society), 2008, vol. 155, No. 12, pp. H1009-H1014. |
| Ohara.H et al., “21.3:4.0 in. QVGA AMOLED Display Using In—Ga—Zn—Oxide TFTs With a Novel Passivation Layer”, SID Digest '09 : SID International Symposium Digest of Technical Papers, May 31, 2009, pp. 284-287. |
| Ohara.H et al., “Amorphous In—Ga—Zn—Oxide TFTs with Suppressed Variation for 4.0 inch QVGA AMOLED Display”, AM-FPD '09 Digest of Technical Papers, Jul. 1, 2009, pp. 227-230, The Japan Society of Applied Physics. |
| Orita.M et al., “Amorphous transparent conductive oxide InGa03(ZnO)m (m<4):a Zn4s conductor”, Philosophical Magazine, 2001, vol. 81, No. 5, pp. 501-515. |
| Orita.M et al., “Mechanism of Electrical Conductivity of Transparent InGaZnO4”, Phys. Rev. B. (Physical Review. B), Jan. 15, 2000, vol. 61, No. 3, pp. 1811-1816. |
| Osada.T et al., “15.2: Development of Driver-Integrated Panel using Amorphous In—Ga—Zn—Oxide TFT”, SID Digest '09 : SID International Symposium Digest of Technical Papers, May 31, 2009, pp. 184-187. |
| Osada.T et al., “Development of Driver-Integrated Panel Using Amorphous In—Ga—Zn—Oxide TFT”, AM-FPD '09 Digest of Technical Papers, Jul. 1, 2009, pp. 33-36. |
| Park.J et al., “Amorphous Indium—Gallium—Zinc Oxide TFTs and Their Application for Large Size AMOLED”, AM-FPD '08 Digest of Technical Papers, Jul. 2, 2008, pp. 275-278. |
| Park.J et al., “Dry etching of ZnO films and plasma-induced damage to optical properties”, J. Vac. Sci. Technol. B (Journal of Vacuum Science & Technology B), Mar. 1, 2003, vol. 21, No. 2, pp. 800-803. Eng. |
| Park.J et al., “Electronic Transport Properties of Amorphous Indium—Gallium—Zinc Oxide Semiconductor Upon Exposure to Water”, Appl. Phys. Lett. (Applied Physics Letters) , 2008, vol. 92, pp. 072104-1-072104-3. |
| Park.J et al., “High performance amorphous oxide thin film transistors with self-aligned top-gate structure”, IEDM 09: Technical Digest of International Electron Devices Meeting, Dec. 7, 2009, pp. 191-194. |
| Park.J et al., “Improvements in the Device Characteristics of Amorphous Indium Gallium Zinc Oxide Thin-Film Transistors by Ar Plasma Treatment”, Appl. Phys. Lett. (Applied Physics Letters) , Jun. 26, 2007, vol. 90, No. 26, pp. 262106-1-262106-3. |
| Park.S et al., “Challenge to Future Displays: Transparent AM-OLED Driven by Peald Grown ZnO TFT”, IMID '07 Digest, 2007, pp. 1249-1252. |
| Park.Sang-Hee et al., “42.3: Transparent ZnO Thin Film Transistor for the Application of High Aperture Ratio Bottom Emission AM-OLED Display”, SID Digest '08 : SID International Symposium Digest of Technical Papers, May 20, 2008, vol. 39, pp. 629-632. |
| Prins.M et al., “A Ferroelectric Transparent Thin-Film Transistor”, Appl. Phys. Lett. (Applied Physics Letters) , Jun. 17, 1996, vol. 68, No. 25, pp. 3650-3652. |
| Sakata.J et al., “Development of 4.0-In. AMOLED Display With Driver Circuit Using Amorphous In—Ga—Zn—Oxide TFTs”, IDW '09 : Proceedings of the 16th International Display Workshops, 2009, pp. 689-692. |
| Son.K et al., “42.4L: Late-News Paper: 4 Inch QVGA AMOLED Driven by the Threshold Voltage Controlled Amorphous GIZO (Ga2O3—In2O3—ZnO) TFT”, SID Digest '08 : SID International Symposium Digest of Technical Papers, May 20, 2008, vol. 39, pp. 633-636. |
| Takahashi.M et al., “Theoretical Analysis of IGZO Transparent Amorphous Oxide Semiconductor”, IDW '08 : Proceedings of the 15th International Display Workshops, Dec. 3, 2008, pp. 1637-1640. |
| Tsuda.K et al., “Ultra Low Power Consumption Technologies for Mobile TFT-LCDs”, IDW '02 : Proceedings of the 9th International Display Workshops, Dec. 4, 2002, pp. 295-298. |
| Ueno.K et al., “Field-Effect Transistor on SrTiO3 With Sputtered Al2O3 Gate Insulator”, Appl. Phys. Lett. (Applied Physics Letters) , Sep. 1, 2003, vol. 83, No. 9, pp. 1755-1757. |
| Van de Walle.C, “Hydrogen as a Cause of Doping in Zinc Oxide”, Phys. Rev. Lett. (Physical Review Letters), Jul. 31, 2000, vol. 85, No. 5, pp. 1012-1015. |
| Number | Date | Country | |
|---|---|---|---|
| 20120062430 A1 | Mar 2012 | US |
