The present invention relates generally to semiconductor packaging, and more specifically, to a substrate having embedded conductors and lands for providing an electrical interface between a die and external terminals in an integrated circuit package, wherein etching and plating control shapes are incorporated in the lands.
Semiconductors and other electronic and opto-electronic assemblies are fabricated in groups on a wafer. Known as “dies”, the individual devices are cut from the wafer and are then bonded to a carrier. The dies must be mechanically mounted and electrically connected to a circuit.
The above-incorporated parent applications describe a variety of means for producing substrates having conductors embedded beneath the surface of the substrate. The techniques disclosed therein provide increased conductor density and decreased inter-conductor spacing via embedded circuit technologies.
In particular, substrate and method embodiments described in the above-incorporated patent applications, a plating or paste screening process is used to provide conductive material within channels formed in a substrate. The metal is generally plated to completely fill the channels, which generally include channels forming lands for solder ball attach, passive-component attach and/or semiconductor die attach. The metal is then planarized to isolate the conductors by removing the conductive material that is above the substrate surface, forming a circuit pattern that is embedded beneath the surface of the substrate. An etching process that removes the conductive material above the surface of the substrate is one of the planarization process options disclosed in the above-incorporated parent applications.
However, when a plating process is used to deposit the conductive material in the channels and/or when an etching process is employed to planarize the conductive material, variations in width of conductors, and in particular the size of lands affects the plating and/or planarization process, as the rate of conductor deposit or removal is directly related to the size of a feature. With respect to interconnect lands, which are typically circular for a solder ball or flip-chip attach land and square or rectangular for a surface mount (SMT) component package attach land (such as lands for attaching SMT resistors, capacitors, diode and transistors), the relatively large size of the land leads to a “dimpling” effect, in which a higher etching current density around large features increases the rate of material removal. The result of the increased removal rate is a “dimple” in the centers of larger features, and in extreme cases, a loss of conductive material in the center of the feature. In the case of plating processes used to deposit the channel material, larger features lead to increased material build-up that is uneven and can result in the inability of the planarization process to remove the excess deposits.
Any of the above dimpling effects are undesirable, as the attachment region provided by the land becomes non-planar, which can affect solderball height for solderball attach lands, and planarity of SMT mounting lands. Variations in solderball height and planarity of SMT mounting lands can cause missed or weak interconnects to the substrate, resulting in failure of a circuit module.
Further, subsequent to the etching process, a further plating process is typically employed to provide improved solderability and/or protection of lands from environmental conditions such as oxidation by depositing gold or gold-nickel plating on the lands. The larger area of conductive features on the substrate such as the lands described above, increases the amount of plating material, which raises the cost of the plating procedure.
Therefore, it would be desirable to provide substrates having improved land planarity and a method of manufacturing the substrate, that reduce or eliminate the dimpling effect. It would further be desirable to provide a lower cost substrate and method of manufacturing the substrate that reduces plating costs.
The above objectives of reducing or eliminating dimpling and reducing plating cost are provided in a substrate and method for manufacturing a substrate. The substrate incorporates land feature shapes that reduce the contiguous conductive area of the land, thus reducing non-uniformity in the plating current density used to deposit conductive material during a plate-up process and the etching current density used to remove conductive material from above the substrate in a subsequent planarization process. The land shapes further decrease the amount of plating material required in subsequent plating operations that add precious metals for solderability and environmental protection.
The land shapes include sub-features such as interconnected lines or other interconnected geometric shapes that provide full land functionality, while reducing the area of the feature. The sub-features employed may be designed so that the line width of each sub-feature is the same as the line width of conductive patterns on the substrate, so that the etching process can be made completely or nearly completely uniform. A grid pattern may be employed, so that all of the sub-features intersect (providing electrical interconnection) while maintaining a uniform line width. Alternatively, in particular for circular features such as solderball lands, the features may be rings or ring segments interconnected by segments of conductor, or may be other geometric shapes interconnected by segments of conductor, so that a larger attach area is provided, while reducing plating/etching current density for the land, eliminating or reducing the dimpling effect. The above-described features may also be employed to reduce the cost of subsequent plating operations such as gold or gold-nickel plating, as less material must be deposited on the lands of the present invention than on typical solid lands, thus reducing the plating cost.
The invention, as well as a preferred mode of use and advantages thereof, will best be understood by reference to the following detailed description of illustrative embodiments when read in conjunction with the accompanying drawings, wherein like reference numerals indicate like parts throughout.
Referring now to the figures and in particular to
Substrate stage 10A includes laser-cut or imprinted channels and other features including circuit pattern channels 14A, blind vias 16A, through vias 16B, and features for providing various lands 18A-18C. The present invention concerns the formation and shapes of land features 18A-18C so that dimpling is prevented or reduced during a plating process and/or a subsequent planarization etching process, while providing an attachment area adequate for attachment of passive components, solderballs, integrated circuit die terminals and wire bonds. Plating material requirements are also reduced during subsequent precious metals plating processes that provide solderable lands and/or environmental protection.
The above-incorporated patent applications describe laser-ablation and/or imprinting techniques for forming channels and other features in dielectric layers 12A and 12B and also describe the subsequent preparation stages of substrate 10A as depicted in
After metal layers 20A and 20B have been applied, a etching process may be employed to remove the excess metal above the surfaces of dielectric layers 12A and 12B, so that a conductive pattern including lands in accordance with embodiments of the present invention are provided on a completed substrate 10C as depicted in
While the description above and
Referring now to
Referring now to
Referring now to
Referring now to
The above description of embodiments of the invention is intended to be illustrative and not limiting. Other embodiments of this invention will be obvious to those skilled in the art in view of the above disclosure and fall within the scope of the present invention.
This application is a divisional of U.S. patent application Ser. No. 10/701,782, filed on Nov. 5, 2003, entitled “INTEGRATED CIRCUIT SUBSTRATE HAVING EMBEDDED LANDS WITH ETCHING AND PLATING CONTROL SHAPES”, which is a continuation-in-part of the following U.S. patent applications: 1) “IMPRINTED INTEGRATED CIRCUIT SUBSTRATE AND METHOD FOR IMPRINTING AN INTEGRATED CIRCUIT SUBSTRATE”, U.S. patent application Ser. No. 09/884,193, filed Jun. 19, 2001, and issued as U.S. Pat. No. 6,967,124 on Nov. 22, 2005; 2) “INTEGRATED CIRCUIT SUBSTRATE HAVING LASER-EMBEDDED CONDUCTIVE PATTERNS AND METHOD THEREFOR”, U.S. patent application Ser. No. 10/138,225, filed May 1, 2002, and issued as U.S. Pat. No. 6,930,256 on Aug. 16, 2005; 3) “SOLDERABLE INJECTION-MOLDED INTEGRATED CIRCUIT SUBSTRATE AND METHOD THEREFOR”, U.S. patent application Ser. No. 09/931,144, filed Aug. 16, 2001, and issued as U.S. Pat. No. 6,784,376 on Aug. 31, 2004; and 4) “INTEGRATED CIRCUIT FILM SUBSTRATE HAVING EMBEDDED CONDUCTIVE PATTERNS AND VIAS”, U.S. patent application Ser. No. 10/261,868, filed Oct. 1, 2002, now abandoned. Each of the above-listed parent applications has at least one common inventor and is assigned to the same assignee. The specifications of all of the above-listed parent applications are incorporated herein by reference.
Number | Name | Date | Kind |
---|---|---|---|
3833838 | Christiansen | Sep 1974 | A |
3868724 | Perrino | Feb 1975 | A |
3916434 | Garboushian | Oct 1975 | A |
4322778 | Barbour et al. | Mar 1982 | A |
4532419 | Takeda | Jul 1985 | A |
4642160 | Burgess | Feb 1987 | A |
4685033 | Inoue | Aug 1987 | A |
4706167 | Sullivan | Nov 1987 | A |
4716049 | Patraw | Dec 1987 | A |
4786952 | MacIver et al. | Nov 1988 | A |
4811082 | Jacobs et al. | Mar 1989 | A |
4897338 | Spicciati et al. | Jan 1990 | A |
4905124 | Banjo et al. | Feb 1990 | A |
4964212 | Deroux-Dauphin et al. | Oct 1990 | A |
4974120 | Kodai et al. | Nov 1990 | A |
4996391 | Schmidt | Feb 1991 | A |
5021047 | Movern | Jun 1991 | A |
5072075 | Lee et al. | Dec 1991 | A |
5081520 | Yoshii et al. | Jan 1992 | A |
5108553 | Foster et al. | Apr 1992 | A |
5110664 | Nakanishi et al. | May 1992 | A |
5191174 | Chang et al. | Mar 1993 | A |
5229550 | Bindra et al. | Jul 1993 | A |
5239448 | Perkins et al. | Aug 1993 | A |
5247429 | Iwase et al. | Sep 1993 | A |
5283459 | Hirano et al. | Feb 1994 | A |
5371654 | Beaman et al. | Dec 1994 | A |
5379191 | Carey et al. | Jan 1995 | A |
5404044 | Booth et al. | Apr 1995 | A |
5463253 | Waki et al. | Oct 1995 | A |
5474957 | Urushima | Dec 1995 | A |
5474958 | Djennas et al. | Dec 1995 | A |
5508938 | Wheeler | Apr 1996 | A |
5530288 | Stone | Jun 1996 | A |
5531020 | Durand et al. | Jul 1996 | A |
5574309 | Papapietro et al. | Nov 1996 | A |
5581498 | Ludwig et al. | Dec 1996 | A |
5582858 | Adamopoulos et al. | Dec 1996 | A |
5616422 | Ballard et al. | Apr 1997 | A |
5637832 | Danner | Jun 1997 | A |
5674785 | Akram et al. | Oct 1997 | A |
5719749 | Stopperan | Feb 1998 | A |
5739581 | Chillara | Apr 1998 | A |
5739585 | Akram et al. | Apr 1998 | A |
5739588 | Ishida et al. | Apr 1998 | A |
5742479 | Asakura | Apr 1998 | A |
5744224 | Takeuchi et al. | Apr 1998 | A |
5774340 | Chang et al. | Jun 1998 | A |
5784259 | Asakura | Jul 1998 | A |
5798014 | Weber | Aug 1998 | A |
5822190 | Iwasaki | Oct 1998 | A |
5826330 | Isoda et al. | Oct 1998 | A |
5835355 | Dordi | Nov 1998 | A |
5847453 | Uematsu et al. | Dec 1998 | A |
5872399 | Lee | Feb 1999 | A |
5894108 | Mostafazadeh et al. | Apr 1999 | A |
5903052 | Chen et al. | May 1999 | A |
5928767 | Gebhardt et al. | Jul 1999 | A |
5936843 | Ohshima et al. | Aug 1999 | A |
5952611 | Eng et al. | Sep 1999 | A |
6004619 | Dippon et al. | Dec 1999 | A |
6013948 | Akram et al. | Jan 2000 | A |
6021564 | Hanson | Feb 2000 | A |
6028364 | Ogino et al. | Feb 2000 | A |
6034427 | Lan et al. | Mar 2000 | A |
6040622 | Wallace | Mar 2000 | A |
6060778 | Jeong et al. | May 2000 | A |
6064576 | Edwards et al. | May 2000 | A |
6069407 | Hamzehdoost | May 2000 | A |
6072243 | Nakanishi | Jun 2000 | A |
6081036 | Hirano et al. | Jun 2000 | A |
6119338 | Wang et al. | Sep 2000 | A |
6122171 | Akram et al. | Sep 2000 | A |
6127833 | Wu et al. | Oct 2000 | A |
6160705 | Stearns et al. | Dec 2000 | A |
6172419 | Kinsman | Jan 2001 | B1 |
6175087 | Keesler et al. | Jan 2001 | B1 |
6184463 | Panchou et al. | Feb 2001 | B1 |
6204453 | Fallon et al. | Mar 2001 | B1 |
6214641 | Akram | Apr 2001 | B1 |
6235554 | Akram et al. | May 2001 | B1 |
6239485 | Peters et al. | May 2001 | B1 |
D445096 | Wallace | Jul 2001 | S |
D446525 | Okamoto et al. | Aug 2001 | S |
6274821 | Echigo et al. | Aug 2001 | B1 |
6280641 | Gaku et al. | Aug 2001 | B1 |
6316285 | Jiang et al. | Nov 2001 | B1 |
6351031 | Iijima et al. | Feb 2002 | B1 |
6353999 | Cheng | Mar 2002 | B1 |
6365975 | DiStefano et al. | Apr 2002 | B1 |
6376906 | Asai et al. | Apr 2002 | B1 |
6388203 | Rinne et al. | May 2002 | B1 |
6392160 | Andry et al. | May 2002 | B1 |
6395578 | Shin et al. | May 2002 | B1 |
6405431 | Shin et al. | Jun 2002 | B1 |
6406942 | Honda | Jun 2002 | B2 |
6407341 | Anstrom et al. | Jun 2002 | B1 |
6407930 | Hsu | Jun 2002 | B1 |
6451509 | Keesler et al. | Sep 2002 | B2 |
6479762 | Kusaka | Nov 2002 | B2 |
6497943 | Jimarez et al. | Dec 2002 | B1 |
6517995 | Jacobson et al. | Feb 2003 | B1 |
6534391 | Huemoeller et al. | Mar 2003 | B1 |
6544638 | Fischer et al. | Apr 2003 | B2 |
6548393 | Lin | Apr 2003 | B1 |
6586682 | Strandberg | Jul 2003 | B2 |
6608757 | Bhatt et al. | Aug 2003 | B1 |
6660559 | Huemoeller et al. | Dec 2003 | B1 |
6699780 | Chiang et al. | Mar 2004 | B1 |
6715204 | Tsukada et al. | Apr 2004 | B1 |
6727645 | Tsujimura et al. | Apr 2004 | B2 |
6730857 | Konrad et al. | May 2004 | B2 |
6753612 | Adae-Amoakoh et al. | Jun 2004 | B2 |
6787443 | Boggs et al. | Sep 2004 | B1 |
6800506 | Lin et al. | Oct 2004 | B1 |
6803528 | Koyanagi | Oct 2004 | B1 |
6815709 | Clothier et al. | Nov 2004 | B2 |
6815739 | Huff et al. | Nov 2004 | B2 |
20020017712 | Bessho et al. | Feb 2002 | A1 |
20030128096 | Mazzochette | Jul 2003 | A1 |
20060183316 | Larnerd et al. | Aug 2006 | A1 |
Number | Date | Country |
---|---|---|
05-109975 | Apr 1993 | JP |
05-136323 | Jun 1993 | JP |
07-017175 | Jan 1995 | JP |
08-190615 | Jul 1996 | JP |
10-334205 | Dec 1998 | JP |
Number | Date | Country | |
---|---|---|---|
Parent | 10701782 | Nov 2003 | US |
Child | 11527104 | US |
Number | Date | Country | |
---|---|---|---|
Parent | 10261868 | Oct 2002 | US |
Child | 10701782 | US | |
Parent | 10138225 | May 2002 | US |
Child | 10261868 | US | |
Parent | 09931144 | Aug 2001 | US |
Child | 10138225 | US | |
Parent | 09884193 | Jun 2001 | US |
Child | 09931144 | US |