This application claims the benefit of priority from Taiwan Patent Application No. 099137104, filed on Oct. 29, 2010.
The present invention relates to a semiconductor package and a method for making a semiconductor package and, more particularly, to a stacked semiconductor package and a method for making a semiconductor package.
The conventional stacked semiconductor package has a bottom package and a top package. The bottom package comprises a substrate, a solder mask layer, a die and a molding compound. The substrate has an upper surface, a plurality of first pads and a plurality of second pads. The second pads are disposed on the upper surface. The solder mask layer is disposed on the upper surface, and has a plurality of openings exposing the first pads and the second pads. The die is attached to the solder mask layer by an adhesive layer, and electrically connected to the first pads by a plurality of wires. The molding compound encapsulates part of the solder mask layer, the wires and the die.
The top package comprises a plurality of solder balls. The solder balls contact the second pads, so that the top package is electrically connected to the bottom package.
One disadvantage of the conventional stacked semiconductor package is that as the distance between neighboring solder balls decreases, the diameter of each solder ball must also decrease. Therefore, when the thickness of the die and/or molding compound cannot be sufficiently thinned to accommodate the reduced diameter solder balls, the top package may not properly connect electrically to the bottom package.
Therefore, it would be advantageous to provide stacked semiconductor packages and methods of making semiconductor packages to address the above-mentioned problems.
One of the present embodiments comprises a semiconductor device package. The package comprises a substrate having an upper surface, a plurality of pads disposed on the substrate upper surface, and a die electrically connected to the substrate. A solder mask layer is disposed on the substrate upper surface and has a plurality of openings exposing the pads. A plurality of conductive pillars are disposed on at least a subset of the pads. At least a portion of the conductive pillars protrude from the solder mask layer.
Another of the present embodiments comprises a semiconductor device package. The package comprises a substrate having an upper surface, a plurality of pads disposed on the substrate upper surface, and a die electrically connected to the substrate. A solder mask layer is disposed on the substrate upper surface and has a plurality of openings exposing the pads. A plurality of conductive pillars are disposed on at least a subset of the pads. The conductive pillars have a lesser width than the pads, such that the solder mask layer covers outer edges of upper surfaces of the pads.
Another of the present embodiments comprises a method of making a semiconductor device package. The method comprises providing a substrate, wherein the substrate has an upper surface, a solder mask layer and a plurality of pads, the pads and the solder mask layer are disposed on the upper surface, and the solder mask layer has a plurality of openings exposing the pads. The method further comprises forming an insulation layer on the solder mask layer, wherein the insulation layer has a plurality of peripheral openings, the positions of which correspond to those of at least a portion of the openings. The method further comprises forming a plurality of conductive pillars in the peripheral openings on at least a portion of the pads, wherein at least a portion of the conductive pillars protrude from the solder mask layer. The method further comprises removing the insulation layer. The method further comprises electrically connecting a die to the substrate. The method further comprises forming a mold to cover the solder mask layer, wherein the mold has a central cavity and a plurality of peripheral cavities, the central cavity accommodates the die, and the peripheral cavities accommodate the conductive pillars. The method further comprises adding a molding compound into the central cavity to encapsulate the die and at least a part of the solder mask layer.
Common reference numerals are used throughout the drawings and the detailed description to indicate the same elements. The present invention will be more apparent from the following detailed description taken in conjunction with the accompanying drawings.
Referring to
The upper surface 211 further includes a plurality of pads mounted thereon, which are divided into a plurality of first pads 212a and a plurality of second pads 212b. The first pads 212a are wire bond pads used for electrically connecting the die 23, and the second pads 212b are interconnect pads used for electrically connecting the bottom package 2 with the top package 3. The solder mask layer 22 has a plurality of openings exposing the pads 212a and 212b. In the illustrated embodiment, the openings comprise a plurality of first openings 221a and a plurality of second openings 221b. The positions of the first openings 221a correspond to those of the first pads 212a such that the first pads 212a are exposed. The positions of the second openings 221b correspond to those of the second pads 212b such that the second pads 212b are exposed.
The conductive pillars 29 are disposed on the second pads 212b and aligned with the second openings 221b. The conductive pillars 29 are electrically connected to the second pads 212b. Preferably, an upper surface of each pad (the first pads 212a and the second pads 212b) further comprises a finish layer (not shown) such as a plating layer to enhance the electrical connection. The conductive pillars 29 are disposed on the finish layers of the second pads 212b, and upper surfaces of the conductive pillars 29 may also have a finish layer 291, which may or may not be the same material(s) as the pad finished layers. For example, the material(s) of the pad finish layer and/or the pillar finish layer 291 may be nickel (Ni), gold (Au). Ni/Au, palladium (Pd), Ni/Pd/Au or Organic Solderability Preservative (OSP) and the material of the conductive pillars 29 may be copper.
The solder mask layer 22 covers portions of the first pads 212a and the second pads 212b, so as to define the sizes of the first openings 221a and the second openings 221b, respectively. A width of the conductive pillars 29 may be substantially the same as the width of the openings 221b. Portions of the solder mask layer 22 may also contact side surfaces of the conductive pillars 29. For embodiments in which the width of the conductive pillars 29 is less than the width of the openings 221b, portions of the solder mask layer 22 may also contact upper surfaces of the first pads 212a and the second pads 212b. The conductive pillars 29 may have a greater height than a thickness of the solder mask layer 22, such that the conductive pillars 29 protrude from the solder mask layer 22.
The die 23 is mechanically and electrically connected to the substrate 21. In the illustrated embodiment, the die 23 is attached to the solder mask layer 22 by an adhesive layer 25, and electrically connected to the first pads 212a by a plurality of bond wires 26. The material of the wires 26 may be gold or copper, or any other conductive material.
The molding compound 24 encapsulates portions of the solder mask layer 22, the die 23, the wires 26 and the first pads 212a. However, the molding compound 24 does not encapsulate the second pads 212b or the conductive pillars 29. In alternative embodiments, the configuration of the molding compound 24 may differ, e.g. it may not encapsulate portions of the solder mask layer 22, the die 23, the wires 26 and/or the first pads 212a, and it may encapsulate portions of the second pads 212b and/or the conductive pillars 29. The height or thickness of the mold compound 24 may depend upon the die 23 thickness, a loop height of the wires 26, and/or the pitch and diameter of interconnects to the top package 3, as described further below.
The top package 3 is stacked on the bottom package 2, and electrically connected to the conductive pillars 29. A top surface 40 of the molding compound 24 may either touch or not touch a bottom surface 44 of the substrate 46 of the top package 3. In certain embodiments, there is a gap of approximately 30 μm between the top surface 40 of the molding compound 24 and the bottom surface 44 of the substrate 46 of the top package 3. This configuration helps to avoid warpage during reflow.
In the embodiment illustrated in
In certain embodiments, the pitch between the conductive elements 31 may be about 0.4 mm, the maximum thickness of the molding compound 24 of the bottom package 2 may be about 0.22 mm, and the gap between the top surface of the molding compound 24 and the bottom surface of the substrate of the top package 3 may be about 30 μm. In such embodiments, the height of the conductive elements 31 is preferably at least about 0.25 mm. However, the maximum diameter of the conductive elements 31 is preferably about 0.25 mm, which will reduce to 0.16±0.05 mm after reflow. A maximum diameter of 0.25 mm leaves a gap of about 0.15 mm between adjacent conductive elements 31 to reduce the likelihood of shorting. Thus, the maximum diameter of the conductive elements 31 after reflow is 0.21 mm. This diameter may be insufficient to span the distance between the second pads 212b and a lower surface 27 of the top package 3. The result may be an open circuit in which the top package 3 is not sufficiently electrically connected to the bottom package 2. Therefore, the conductive pillars 29 add thickness on top of the second pads 212b to increase the likelihood of a good connection between the top package 3 and the bottom package 2. In certain embodiments, the height of the conductive pillars 29 may be about 45 μm-130 μm. The diameter of the conductive pillars 29 may be substantially the same as the diameter of the conductive elements 31. Referring to
Referring to
Referring to
Referring to
In some embodiments, the widths of the peripheral openings 281b could be larger or smaller than the second openings 221b, and the thickness thereof can be adjusted as desired. The material of the insulation layer 28 may be as the same as or different than that of the solder mask layer 22. For example, the insulation layer 28 may be a photoresist, which has a different etching rate compared with the solder mask layer 22.
Referring to
Then, in
Referring to
Referring to
In the embodiment of
Referring to
Some conventional stacked semiconductor packages use abutting semi-spherical solder balls to interconnect the top and bottom packages. The solder balls are embedded in molding compound, which results in low thermal conduction. Therefore, when stacking solder balls to solder balls, the reflow temperature has to be further increased by about 3-5 degrees to fuse the solder balls. The drawbacks to this technique are that the package may warp and that elements on the motherboard may not be able to withstand such temperatures. In the present embodiments, advantageously, because of the conductive pillars 29, the reflow temperature to join the stacked packages is similar to that in current solder-to-pad joint processes.
The conductive pillars 29 of the present embodiments also provide finer pitch as compared to solder balls, because they don't lose their shape during reflow. The conductive pillars 29 also provide greater rigidity as compared to solder balls, leading to greater overall package strength and durability.
While the invention has been described and illustrated with reference to specific embodiments, these descriptions and illustrations do not limit the invention. It should be understood by those skilled in the art that various changes may be made and equivalents may be substituted without departing from the true spirit and scope of the invention as defined by the appended claims. The illustrations may not necessarily be drawn to scale. There may be distinctions between the artistic renditions in the present disclosure and the actual apparatus due to manufacturing processes and tolerances. There may be other embodiments of the present invention which are not specifically illustrated. The specification and the drawings are to be regarded as illustrative rather than restrictive. Modifications may be made to adapt a particular situation, material, composition of matter, method, or process to the objective, spirit and scope of the invention. All such modifications are intended to be within the scope of the claims appended hereto. While the methods disclosed herein have been described with reference to particular operations performed in a particular order, it will be understood that these operations may be combined, sub-divided, or re-ordered to form an equivalent method without departing from the teachings of the invention. Accordingly, unless specifically indicated herein, the order and grouping of the operations are not limitations of the invention.
Number | Date | Country | Kind |
---|---|---|---|
99137104 A | Oct 2010 | TW | national |
Number | Name | Date | Kind |
---|---|---|---|
3761309 | Schmitter et al. | Sep 1973 | A |
4341594 | Carlson et al. | Jul 1982 | A |
4845542 | Bezuk et al. | Jul 1989 | A |
5072289 | Sugimoto et al. | Dec 1991 | A |
5128831 | Fox, III et al. | Jul 1992 | A |
5139610 | Dunaway et al. | Aug 1992 | A |
5207585 | Byrnes et al. | May 1993 | A |
5222014 | Lin | Jun 1993 | A |
5355580 | Tsukada | Oct 1994 | A |
5397997 | Tuckerman et al. | Mar 1995 | A |
5400948 | Sajja et al. | Mar 1995 | A |
5466635 | Lynch et al. | Nov 1995 | A |
5468681 | Pasch | Nov 1995 | A |
5579207 | Hayden et al. | Nov 1996 | A |
5594275 | Kwon et al. | Jan 1997 | A |
5608265 | Kitano et al. | Mar 1997 | A |
5629564 | Nye, III et al. | May 1997 | A |
5640052 | Tsukamoto | Jun 1997 | A |
5656858 | Kondo et al. | Aug 1997 | A |
5698465 | Lynch et al. | Dec 1997 | A |
5714800 | Thompson | Feb 1998 | A |
5726493 | Yamashita et al. | Mar 1998 | A |
5748452 | Londa | May 1998 | A |
5763939 | Yamashita | Jun 1998 | A |
5790377 | Schreiber et al. | Aug 1998 | A |
5844315 | Melton et al. | Dec 1998 | A |
5861666 | Bellaar | Jan 1999 | A |
5872404 | Lynch et al. | Feb 1999 | A |
5883426 | Tokuno et al. | Mar 1999 | A |
5889327 | Washida et al. | Mar 1999 | A |
5889655 | Barrow | Mar 1999 | A |
5892290 | Chakravorty et al. | Apr 1999 | A |
5914536 | Shizuki et al. | Jun 1999 | A |
5929521 | Wark et al. | Jul 1999 | A |
5943597 | Kleffner et al. | Aug 1999 | A |
5973393 | Chia et al. | Oct 1999 | A |
5985695 | Freyman et al. | Nov 1999 | A |
6013571 | Morrell | Jan 2000 | A |
6028357 | Moriyama | Feb 2000 | A |
6051450 | Ohsawa et al. | Apr 2000 | A |
6072236 | Akram et al. | Jun 2000 | A |
6077765 | Naya | Jun 2000 | A |
6107164 | Ohuchi | Aug 2000 | A |
6159837 | Yamaji et al. | Dec 2000 | A |
6177636 | Fjelstad | Jan 2001 | B1 |
6177724 | Sawai | Jan 2001 | B1 |
6194250 | Melton et al. | Feb 2001 | B1 |
6195268 | Eide | Feb 2001 | B1 |
6229220 | Saitoh et al. | May 2001 | B1 |
6281106 | Higdon et al. | Aug 2001 | B1 |
6303997 | Lee | Oct 2001 | B1 |
6350705 | Lin | Feb 2002 | B1 |
6362087 | Wang et al. | Mar 2002 | B1 |
6362090 | Paik et al. | Mar 2002 | B1 |
6378759 | Ho et al. | Apr 2002 | B1 |
6448665 | Nakazawa et al. | Sep 2002 | B1 |
6451624 | Farnworth et al. | Sep 2002 | B1 |
6461881 | Farnworth et al. | Oct 2002 | B1 |
6489676 | Taniguchi et al. | Dec 2002 | B2 |
6501165 | Farnworth et al. | Dec 2002 | B1 |
6501185 | Chow et al. | Dec 2002 | B1 |
6510976 | Hwee et al. | Jan 2003 | B2 |
6513236 | Tsukamoto | Feb 2003 | B2 |
6521995 | Akram et al. | Feb 2003 | B1 |
6525413 | Cloud et al. | Feb 2003 | B1 |
6550666 | Chew et al. | Apr 2003 | B2 |
6573598 | Ohuchi et al. | Jun 2003 | B2 |
6578754 | Tung | Jun 2003 | B1 |
6592019 | Tung | Jul 2003 | B2 |
6599775 | Tie et al. | Jul 2003 | B2 |
6600234 | Kuwabara et al. | Jul 2003 | B2 |
6614104 | Farnworth et al. | Sep 2003 | B2 |
6617687 | Akram et al. | Sep 2003 | B2 |
6639299 | Aoki | Oct 2003 | B2 |
6642136 | Lee et al. | Nov 2003 | B1 |
6664128 | Tong et al. | Dec 2003 | B2 |
6681982 | Tung | Jan 2004 | B2 |
6683375 | Joshi et al. | Jan 2004 | B2 |
6731003 | Joshi et al. | May 2004 | B2 |
6732913 | Alvarez | May 2004 | B2 |
6734039 | Hwee et al. | May 2004 | B2 |
6740546 | Corisis et al. | May 2004 | B2 |
6740577 | Jin et al. | May 2004 | B2 |
6740964 | Sasaki | May 2004 | B2 |
6750082 | Briar et al. | Jun 2004 | B2 |
6756671 | Lee et al. | Jun 2004 | B2 |
6780746 | Kinsman et al. | Aug 2004 | B2 |
6784087 | Lee et al. | Aug 2004 | B2 |
6787392 | Quah | Sep 2004 | B2 |
6798057 | Bolkin et al. | Sep 2004 | B2 |
6812066 | Taniguchi et al. | Nov 2004 | B2 |
6815254 | Mistry et al. | Nov 2004 | B2 |
6818545 | Lee et al. | Nov 2004 | B2 |
6828665 | Pu et al. | Dec 2004 | B2 |
6847109 | Shim | Jan 2005 | B2 |
6861288 | Shim et al. | Mar 2005 | B2 |
6888209 | Jobetto | May 2005 | B2 |
6888255 | Murtuza et al. | May 2005 | B2 |
6917119 | Lee et al. | Jul 2005 | B2 |
6924550 | Corisis et al. | Aug 2005 | B2 |
6929981 | Hwee et al. | Aug 2005 | B2 |
6936930 | Wang | Aug 2005 | B2 |
6940168 | Garrity et al. | Sep 2005 | B2 |
6974334 | Hung | Dec 2005 | B2 |
7002805 | Lee et al. | Feb 2006 | B2 |
7008867 | Lei | Mar 2006 | B2 |
7015571 | Chang et al. | Mar 2006 | B2 |
7022548 | Joshi et al. | Apr 2006 | B2 |
7026709 | Tsai et al. | Apr 2006 | B2 |
7029953 | Sasaki | Apr 2006 | B2 |
7034386 | Kurita | Apr 2006 | B2 |
7049692 | Nishimura et al. | May 2006 | B2 |
7061079 | Weng et al. | Jun 2006 | B2 |
7071028 | Koike et al. | Jul 2006 | B2 |
7087458 | Wang et al. | Aug 2006 | B2 |
7122403 | Chandran et al. | Oct 2006 | B2 |
7129576 | Humpston | Oct 2006 | B2 |
7135770 | Nishiyama et al. | Nov 2006 | B2 |
7185426 | Hiner et al. | Mar 2007 | B1 |
7187068 | Suh et al. | Mar 2007 | B2 |
7221045 | Park et al. | May 2007 | B2 |
7242081 | Lee | Jul 2007 | B1 |
7242099 | Lin et al. | Jul 2007 | B2 |
7262080 | Go et al. | Aug 2007 | B2 |
7268438 | Nishiyama et al. | Sep 2007 | B2 |
7276801 | Dubin et al. | Oct 2007 | B2 |
7279784 | Liu | Oct 2007 | B2 |
7279789 | Cheng | Oct 2007 | B2 |
7288835 | Yim et al. | Oct 2007 | B2 |
7291929 | Tanaka et al. | Nov 2007 | B2 |
7309913 | Shim et al. | Dec 2007 | B2 |
7345361 | Mallik et al. | Mar 2008 | B2 |
7354800 | Carson | Apr 2008 | B2 |
7361990 | Lu et al. | Apr 2008 | B2 |
7364945 | Shim et al. | Apr 2008 | B2 |
7364948 | Lai et al. | Apr 2008 | B2 |
7365427 | Lu et al. | Apr 2008 | B2 |
7372141 | Karnezos et al. | May 2008 | B2 |
7372151 | Fan et al. | May 2008 | B1 |
7391112 | Li et al. | Jun 2008 | B2 |
7394663 | Yamashita et al. | Jul 2008 | B2 |
7408244 | Lee et al. | Aug 2008 | B2 |
7417329 | Chuang et al. | Aug 2008 | B2 |
7429786 | Karnezos et al. | Sep 2008 | B2 |
7429787 | Karnezos et al. | Sep 2008 | B2 |
7436055 | Hu | Oct 2008 | B2 |
7436074 | Pan et al. | Oct 2008 | B2 |
7449406 | Nishiyama et al. | Nov 2008 | B2 |
7456496 | Hwee et al. | Nov 2008 | B2 |
7462942 | Tan et al. | Dec 2008 | B2 |
7473629 | Tai et al. | Jan 2009 | B2 |
7476564 | Chen et al. | Jan 2009 | B2 |
7485970 | Hsu et al. | Feb 2009 | B2 |
7498666 | Hussa | Mar 2009 | B2 |
7550375 | Wang et al. | Jun 2009 | B2 |
7550832 | Weng et al. | Jun 2009 | B2 |
7550836 | Chou et al. | Jun 2009 | B2 |
7560818 | Tsai | Jul 2009 | B2 |
7586184 | Hung et al. | Sep 2009 | B2 |
7589408 | Weng et al. | Sep 2009 | B2 |
7633765 | Scanlan et al. | Dec 2009 | B1 |
7642133 | Wu et al. | Jan 2010 | B2 |
7671457 | Hiner et al. | Mar 2010 | B1 |
7719094 | Wu et al. | May 2010 | B2 |
7723839 | Yano et al. | May 2010 | B2 |
7728431 | Harada et al. | Jun 2010 | B2 |
7737539 | Kwon et al. | Jun 2010 | B2 |
7737565 | Coffy | Jun 2010 | B2 |
7750455 | Pagaila et al. | Jul 2010 | B2 |
7777351 | Berry et al. | Aug 2010 | B1 |
7807512 | Lee et al. | Oct 2010 | B2 |
7834464 | Meyer et al. | Nov 2010 | B2 |
7838334 | Yu et al. | Nov 2010 | B2 |
7928557 | Oi et al. | Apr 2011 | B2 |
7932170 | Huemoeller et al. | Apr 2011 | B1 |
8039303 | Shim et al. | Oct 2011 | B2 |
20020011664 | Tanaka | Jan 2002 | A1 |
20030015782 | Choi et al. | Jan 2003 | A1 |
20030090883 | Asahi et al. | May 2003 | A1 |
20030127734 | Lee et al. | Jul 2003 | A1 |
20030129272 | Shen et al. | Jul 2003 | A1 |
20030129822 | Lee et al. | Jul 2003 | A1 |
20030219966 | Jin et al. | Nov 2003 | A1 |
20040087057 | Wang et al. | May 2004 | A1 |
20040106232 | Sakuyama et al. | Jun 2004 | A1 |
20040124515 | Tao et al. | Jul 2004 | A1 |
20040191955 | Joshi et al. | Sep 2004 | A1 |
20050029644 | Ho et al. | Feb 2005 | A1 |
20050054187 | Ding et al. | Mar 2005 | A1 |
20050072834 | Zeng | Apr 2005 | A1 |
20050117835 | Nguyen et al. | Jun 2005 | A1 |
20050121764 | Mallik | Jun 2005 | A1 |
20060006544 | Farrar | Jan 2006 | A1 |
20060035409 | Suh et al. | Feb 2006 | A1 |
20060220210 | Karnezos et al. | Oct 2006 | A1 |
20060240595 | Lee | Oct 2006 | A1 |
20060244117 | Karnezos et al. | Nov 2006 | A1 |
20070004086 | Hua et al. | Jan 2007 | A1 |
20070029668 | Lin et al. | Feb 2007 | A1 |
20070075423 | Ke et al. | Apr 2007 | A1 |
20070090508 | Lin et al. | Apr 2007 | A1 |
20070108583 | Shim et al. | May 2007 | A1 |
20070241453 | Ha et al. | Oct 2007 | A1 |
20070273049 | Khan et al. | Nov 2007 | A1 |
20070290376 | Zhao et al. | Dec 2007 | A1 |
20080017968 | Choi et al. | Jan 2008 | A1 |
20080073769 | Wu et al. | Mar 2008 | A1 |
20080116574 | Fan | May 2008 | A1 |
20080150161 | Lin et al. | Jun 2008 | A1 |
20080230887 | Sun et al. | Sep 2008 | A1 |
20080296761 | Lee et al. | Dec 2008 | A1 |
20090072385 | Alley et al. | Mar 2009 | A1 |
20090096092 | Patel | Apr 2009 | A1 |
20090101400 | Yamakoshi | Apr 2009 | A1 |
20090127686 | Yang et al. | May 2009 | A1 |
20090155955 | Liang | Jun 2009 | A1 |
20090289360 | Takahashi et al. | Nov 2009 | A1 |
20100000775 | Shen et al. | Jan 2010 | A1 |
20100052186 | Appelt et al. | Mar 2010 | A1 |
20100171205 | Chen et al. | Jul 2010 | A1 |
20100171206 | Chu et al. | Jul 2010 | A1 |
20100171207 | Shen et al. | Jul 2010 | A1 |
20100214780 | Villard | Aug 2010 | A1 |
20100244024 | Do et al. | Sep 2010 | A1 |
20100244208 | Pagaila et al. | Sep 2010 | A1 |
20100320585 | Jiang et al. | Dec 2010 | A1 |
20110049704 | Sun et al. | Mar 2011 | A1 |
20110068453 | Cho et al. | Mar 2011 | A1 |
20110084381 | Lo et al. | Apr 2011 | A1 |
20110084389 | Lo et al. | Apr 2011 | A1 |
20110117700 | Weng et al. | May 2011 | A1 |
20110140364 | Head | Jun 2011 | A1 |
20110156251 | Chu et al. | Jun 2011 | A1 |
20110174527 | Nagamatsu et al. | Jul 2011 | A1 |
20110241192 | Ding et al. | Oct 2011 | A1 |
20110241193 | Ding et al. | Oct 2011 | A1 |
20110278741 | Chua et al. | Nov 2011 | A1 |
20120074532 | Shih et al. | Mar 2012 | A1 |
Number | Date | Country |
---|---|---|
1391278 | Jan 2003 | CN |
1835218 | Sep 2006 | CN |
1866504 | Nov 2006 | CN |
54128669 | Oct 1979 | JP |
60217646 | Oct 1985 | JP |
62160744 | Jul 1987 | JP |
1123440 | May 1989 | JP |
4144143 | May 1992 | JP |
5109820 | Apr 1993 | JP |
5152376 | Jun 1993 | JP |
5315339 | Nov 1993 | JP |
7211722 | Aug 1995 | JP |
7335648 | Dec 1995 | JP |
07335783 | Dec 1995 | JP |
8008259 | Jan 1996 | JP |
8013166 | Jan 1996 | JP |
9045691 | Feb 1997 | JP |
9266230 | Oct 1997 | JP |
2000091371 | Mar 2000 | JP |
2000269387 | Sep 2000 | JP |
2000294720 | Oct 2000 | JP |
2001298115 | Oct 2001 | JP |
2002043352 | Feb 2002 | JP |
2002158312 | May 2002 | JP |
2002170906 | Jun 2002 | JP |
2004327855 | Nov 2004 | JP |
2006279062 | Oct 2006 | JP |
2008047667 | Feb 2008 | JP |
2009054686 | Mar 2009 | JP |
2002043435 | Jun 2002 | KR |
2003001963 | Jan 2010 | KR |
0529155 | Apr 2003 | TW |
1229927 | Mar 2005 | TW |
200611305 | Jan 2006 | TW |
Entry |
---|
Yoshida et al., “A Study on Package Stacking Process for Package-on-Package (PoP)”; Electronic Components and Tech. Conf. (ECTC), May 2006, San Diego, CA. |
Dreiza et al., “High Density PoP (Package-on-Package) and Package Stacking Development”; Electronic Components and Technology Conference, 2007. |
Wang et al., “Coupled power and thermal cycling reliability of board-level package-on-package atacking assembly” IEEE Transactions on Electronics Packaging Manufacturing, 32(1): 14-21, 2009. |
Lai et al., “Optimization of thermomechanical reliability of board-level package-on-package stacking assembly” IEEE Transactions on Components and Packaging Technologies, 29(4): 864-868, 2006. |
Wang et al., “Board-level reliability of package-on-package stacking assemblies subjected to coupled power and thermal cycling tests” 9th Electronics Packaging Technology Conference, 2007. |
Number | Date | Country | |
---|---|---|---|
20120104607 A1 | May 2012 | US |