Claims
- 1. A chip module, comprising:a carrier and a chip disposed on said carrier; a plurality of conductor tracks on said carrier; said carrier being formed with a pedestal-type elevation running at least partly around said chip, said elevation being produced in concomitant production steps together with said electric conductor tracks, said electric conductor tracks forming a constituent part of said elevation at mutual intersection points where said electric conductor tracks encounter said elevation, and said elevation forming interruptions disposed such that parts of said elevation formed by said electric conductor tracks cannot be short-circuited by parts of said elevation not formed by said electric conductor tracks.
- 2. The chip module according to claim 1, wherein said pedestal-type elevation runs completely around said chip.
- 3. The chip module according to claim 1, wherein said elevation is formed by an electrically conductive structure fitted onto said carrier.
- 4. The chip module according to claim 1, wherein said elevation is a frame carrier essentially running completely around said chip, and including a stiffening frame placed on said frame carrier.
- 5. The chip module according to claim 1, wherein said elevation is adapted to have casting molds placed thereon for forming a chip covering on said chip.
- 6. The chip module according to claim 1, wherein said interruptions are respectively formed between the parts of said elevation formed by said electric conductor tracks and the parts of said elevation not formed by said electric conductor tracks.
- 7. The chip module according to claim 1, wherein said interruptions are formed so as to be substantially impenetrable by covering compound forming a chip covering.
- 8. The chip module according to claim 1, which further comprises a stiffening frame bonded onto said elevation with an adhesive, and wherein said interruptions are formed so as to be filled with the adhesive bonding said stiffening frame onto said elevation.
- 9. The chip module according to claim 1, wherein parts of said elevation formed by said electric conductor tracks do not have a greater height than parts of said elevation not formed by said electric conductor tracks.
- 10. The chip module according to claim 1, which further comprises a plurality of contact areas on said carrier, and wherein said elevation is produced in concomitant production steps together with said contact areas.
- 11. The chip module according to claim 10, wherein said contact areas form a constituent part of said elevation at mutual intersection points where said contact areas encounter said elevation.
- 12. The chip module according to claim 11, wherein said elevation is formed with interruptions disposed such that parts of said elevation formed by said contact areas cannot be short-circuited by parts of said elevation not formed by said contact areas.
- 13. The chip module according to claim 12, wherein said interruptions are respectively formed between the parts of said elevation formed by said contact areas and the parts o:f said elevation not formed by said contact areas.
- 14. The chip module according to claim 11, wherein said interruptions are formed so as to be substantially impenetrable by a covering compound forming a chip covering.
- 15. The chip module according to claim 11, which further comprises a stiffening frame bonded onto said elevation with an adhesive, and wherein said interruptions are formed so as to be filled with the adhesive bonding said stiffening frame onto said elevation.
- 16. The chip module according to claim 10, wherein parts of said elevation formed by said contact areas do not have a greater height than parts of said elevation not formed by said contact areas.
- 17. In a smart card having a smart card body, an improvement comprising:a chip module according to claim 1 integrated in said smart card body.
Priority Claims (1)
Number |
Date |
Country |
Kind |
196 40 304 |
Sep 1996 |
DE |
|
CROSS-REFERENCE TO RELATED APPLICATION
This is a continuation of copending International Application PCT/DE97/01921, filed Sep. 2, 1997, which designated the United States.
US Referenced Citations (12)
Foreign Referenced Citations (8)
Number |
Date |
Country |
39 24 439 A1 |
Apr 1991 |
DE |
195 00 925 A1 |
Jul 1996 |
DE |
424 530 A1 |
May 1991 |
EP |
472 766 A1 |
Mar 1992 |
EP |
682 321 A2 |
Nov 1995 |
EP |
62-154971 |
Oct 1987 |
JP |
2-62297 |
Mar 1990 |
JP |
2 519 332 |
May 1996 |
JP |
Non-Patent Literature Citations (3)
Entry |
International Publication WO 90/00813 (Yamaguchi), dated Jan. 25, 1990. |
Japanese Patent Abstract No. 59016351(Horio Yasuhiko), dated Jan. 27, 1984. |
Japanese Patent Abstract No. 58132954 (Maeda Yukio), dated Aug. 8, 1983. |
Continuations (1)
|
Number |
Date |
Country |
Parent |
PCT/DE97/01921 |
Sep 1997 |
US |
Child |
09/281693 |
|
US |