The present invention generally relates to a manufacturing method of a package structure, and more particularly, to a manufacturing method of a package structure having dies on both sides of a redistribution layer (RDL).
In order for electronic product design to achieve being light, slim, short, and small, semiconductor packaging technology has kept progressing, in attempt to develop products that are smaller in volume, lighter in weight, higher in integration, and more competitive in market. For example, in order to achieve a thinner electronic product, it is favorable to provide a high density packaging structure with a smaller thickness. As such, miniaturizing the package structure while maintaining the number of chips encapsulated in the package has become a challenge to researchers in the field.
The invention provides a manufacturing method of a package structure, which effectively reduces the size and the manufacturing cost thereof.
The invention provides a manufacturing method of a package structure. The method includes at least the following steps. At least one first die is disposed over a carrier. The first die is encapsulated using a first encapsulant. The first encapsulant exposes part of the first die. A redistribution layer (RDL) is formed over the first encapsulant. The RDL has a first surface and a second surface opposite to the first surface. The first surface faces the first encapsulant. The first encapsulant and the first die are separated from the carrier. A plurality of second dies are disposed on the second surface of the RDL. The second dies are encapsulated using the second encapsulant. A plurality of conductive terminals are formed on the first surface of the RDL.
Based on the above, the dies are formed on both sides of the RDL in the package structure of the invention. Therefore, a substrate having a large thickness may be eliminated in the package structure of the invention. In addition, since at least one die is located on a surface opposite to the rest of the dies in a flip-chip manner, the at least one die may be grinded to any thickness. As a result, a thickness of the package structure may be reduced, thereby achieving miniaturization in the package structure. Furthermore, the simplicity of the manufacturing process of the package structure may be realized, thereby reducing the overall manufacturing cost.
To make the above features and advantages of the present invention more comprehensible, several embodiments accompanied with drawings are described in detail as follows.
The accompanying drawings are included to provide a further understanding of the invention, and are incorporated in and constitute a part of this specification. The drawings illustrate embodiments of the invention and, together with the description, serve to explain the principles of the invention.
Reference will now be made in detail to the present preferred embodiments of the invention, examples of which are illustrated in the accompanying drawings. Wherever possible, the same reference numbers are used in the drawings and the description to refer to the same or like parts.
The first dies 400 are disposed in the die attach regions DR. The first dies 400 are, for example, an ASIC (Application-Specific Integrated Circuit). However, it construes no limitation in the invention. Other suitable active devices may also be utilized as the first dies 400. Moreover, it should be noted that only one first die 400 is shown in each of the die attach region DR in
Each of the first dies 400 includes a redistribution circuit layer 410 and a plurality of conductive bumps 402 over the redistribution circuit layer 410. The redistribution circuit layer 410 may be constituted by a plurality of pads, a plurality of passivation patterns, and a plurality of interconnection structures. In some embodiments, the first dies 400 may be manufactured by the following steps. First, a wafer (not illustrated) having the pads formed thereon is provided. Subsequently, a passivation layer is formed to cover the pads and the wafer. The passivation layer is patterned to render the passivation patterns. The passivation layer may be patterned through a photolithography and an etching process, for example. The passivation patterns exposes at least part of the pads. Thereafter, the interconnection structures are formed over the pads and the passivation patterns. The foregoing steps may be repeated several times to render a multi-layered redistribution circuit layer 410. Then, the conductive bumps 402 are formed over the topmost interconnection structure. The conductive bumps 402 may be formed through a plating process. The plating process is, for example, electro-plating, electroless-plating, immersion plating, or the like. Afterward, the wafer is diced to obtain a plurality of first dies 400. It should be noted that a surface of each first die 400 having the conductive bumps 402 formed thereon is considered as an active surface of the first die 400. In some embodiments, the conductive bumps 402 may include copper, tin, gold, nickel, or solder. For example, the conductive bumps 402 may include copper pillars, so solder paste such as tin or silver may be eliminated when the conductive bumps 402 are coupled to other elements subsequently formed thereon.
Referring to
Referring to
As illustrated in
It should be noted that some metallic layers in the RDL 200 are omitted in the illustration presented in
Referring to
Referring to
Referring to
Referring to
Referring to
Referring
Based on the above, the dies are formed on both sides of the RDL in the package structure of the invention. Therefore, a substrate having a large thickness may be eliminated in the package structure of the invention. In addition, since at least one die is located on a surface opposite to the rest of the dies in a flip-chip manner, the at least one die may be grinded to any thickness. As a result, a thickness of the package structure may be reduced, thereby achieving miniaturization in the package structure. Furthermore, the simplicity of the manufacturing process of the package structure may be realized, thereby reducing the overall manufacturing cost.
It will be apparent to those skilled in the art that various modifications and variations can be made to the structure of the present invention without departing from the scope or spirit of the invention. In view of the foregoing, it is intended that the present invention cover modifications and variations of this invention provided they fall within the scope of the following claims and their equivalents.
This application claims the priority benefit of U.S. provisional application Ser. No. 62/324,899, filed on Apr. 20, 2016. The entirety of the above-mentioned patent application is hereby incorporated by reference herein and made a part of specification.
Number | Name | Date | Kind |
---|---|---|---|
6388333 | Taniguchi | May 2002 | B1 |
7671457 | Hiner | Mar 2010 | B1 |
7692286 | Huemoeller | Apr 2010 | B1 |
7969018 | Otremba | Jun 2011 | B2 |
7993972 | Lin | Aug 2011 | B2 |
8012797 | Shen | Sep 2011 | B2 |
8072059 | Shim | Dec 2011 | B2 |
8097490 | Pagaila | Jan 2012 | B1 |
8482134 | Darveaux | Jul 2013 | B1 |
8592992 | Lin | Nov 2013 | B2 |
8633598 | St. Amand | Jan 2014 | B1 |
8669140 | Muniandy | Mar 2014 | B1 |
8796561 | Scanlan | Aug 2014 | B1 |
8822281 | Pagaila | Sep 2014 | B2 |
8878353 | Haba | Nov 2014 | B2 |
8883561 | Park | Nov 2014 | B2 |
8895440 | Choi | Nov 2014 | B2 |
8937381 | Dunlap | Jan 2015 | B1 |
8952521 | Wojnowski | Feb 2015 | B2 |
8993380 | Hou | Mar 2015 | B2 |
8994184 | Pagaila | Mar 2015 | B2 |
9013011 | Kuo | Apr 2015 | B1 |
9252092 | Lin | Feb 2016 | B2 |
9269887 | Juskey | Feb 2016 | B1 |
9337073 | Liu | May 2016 | B2 |
9449953 | Shih | Sep 2016 | B1 |
9564413 | Han | Feb 2017 | B2 |
9607967 | Shih | Mar 2017 | B1 |
9620465 | Pan | Apr 2017 | B1 |
9627365 | Yu | Apr 2017 | B1 |
9659911 | Chang | May 2017 | B1 |
9679863 | Lin | Jun 2017 | B2 |
9704747 | Ryu | Jul 2017 | B2 |
9721852 | Graf | Aug 2017 | B2 |
9735131 | Su | Aug 2017 | B2 |
9741688 | Yeh | Aug 2017 | B2 |
9746889 | Mittal | Aug 2017 | B2 |
9754858 | Pagaila | Sep 2017 | B2 |
9768155 | Lin | Sep 2017 | B2 |
20070155048 | Lee | Jul 2007 | A1 |
20090075428 | Tang | Mar 2009 | A1 |
20100052135 | Shim | Mar 2010 | A1 |
20100072599 | Camacho | Mar 2010 | A1 |
20100127386 | Meyer-Berg | May 2010 | A1 |
20100246141 | Leung | Sep 2010 | A1 |
20100289095 | Poeppel | Nov 2010 | A1 |
20110018119 | Kim | Jan 2011 | A1 |
20110068459 | Pagaila | Mar 2011 | A1 |
20110129960 | Park | Jun 2011 | A1 |
20110233754 | Meyer-Berg | Sep 2011 | A1 |
20110278707 | Chi | Nov 2011 | A1 |
20110278736 | Lin | Nov 2011 | A1 |
20110298101 | Pagaila | Dec 2011 | A1 |
20110304015 | Kim | Dec 2011 | A1 |
20110316156 | Pagaila | Dec 2011 | A1 |
20120032340 | Choi | Feb 2012 | A1 |
20120038034 | Shin | Feb 2012 | A1 |
20120049334 | Pagaila | Mar 2012 | A1 |
20120056312 | Pagaila | Mar 2012 | A1 |
20120061825 | Chang | Mar 2012 | A1 |
20120104624 | Choi | May 2012 | A1 |
20120217629 | Cho | Aug 2012 | A1 |
20120273960 | Park | Nov 2012 | A1 |
20120299191 | Camacho | Nov 2012 | A1 |
20120319284 | Ko | Dec 2012 | A1 |
20130037929 | Essig | Feb 2013 | A1 |
20130049205 | Meyer | Feb 2013 | A1 |
20130069222 | Camacho | Mar 2013 | A1 |
20130069224 | Kim | Mar 2013 | A1 |
20130069239 | Kim | Mar 2013 | A1 |
20130069252 | Han | Mar 2013 | A1 |
20130075936 | Lin | Mar 2013 | A1 |
20130105989 | Pagaila | May 2013 | A1 |
20130154108 | Lin | Jun 2013 | A1 |
20130241077 | Fuergut | Sep 2013 | A1 |
20130241080 | Pagaila | Sep 2013 | A1 |
20130341784 | Lin | Dec 2013 | A1 |
20140027929 | Lin | Jan 2014 | A1 |
20140048906 | Shim | Feb 2014 | A1 |
20140091471 | Chen | Apr 2014 | A1 |
20140239438 | Kilger | Aug 2014 | A1 |
20140312481 | Choi | Oct 2014 | A1 |
20140367848 | Chi | Dec 2014 | A1 |
20150001708 | Lin | Jan 2015 | A1 |
20150041979 | Goudarzi | Feb 2015 | A1 |
20150041987 | Yew | Feb 2015 | A1 |
20150262968 | Aleksov et al. | Sep 2015 | A1 |
20150270247 | Chen | Sep 2015 | A1 |
20150282367 | Barth | Oct 2015 | A1 |
20150294962 | Lin | Oct 2015 | A1 |
20150382463 | Kim | Dec 2015 | A1 |
20160020193 | Lee | Jan 2016 | A1 |
20160118332 | Lin | Apr 2016 | A1 |
20160148820 | Lee | May 2016 | A1 |
20160163564 | Yu | Jun 2016 | A1 |
20160233196 | Kim | Aug 2016 | A1 |
20160334845 | Mittal | Nov 2016 | A1 |
20170005044 | Ishido | Jan 2017 | A1 |
20170033026 | Ho | Feb 2017 | A1 |
20170033062 | Liu | Feb 2017 | A1 |
20170033080 | Chen | Feb 2017 | A1 |
20170069532 | Lee | Mar 2017 | A1 |
20170133351 | Su | May 2017 | A1 |
20170186711 | Fang | Jun 2017 | A1 |
20170194290 | Yu | Jul 2017 | A1 |
20170221858 | Yu | Aug 2017 | A1 |
20170221863 | Yeh | Aug 2017 | A1 |
20170236788 | Lin | Aug 2017 | A1 |
20170250170 | Yu | Aug 2017 | A1 |
Number | Date | Country | |
---|---|---|---|
20170309597 A1 | Oct 2017 | US |
Number | Date | Country | |
---|---|---|---|
62324899 | Apr 2016 | US |