Claims
- 1. A method for manufacturing semiconductor devices comprising the steps of:
- forming an active region for at least one semiconductor element in a main surface area of a semiconductor substrate;
- forming an electrode layer, which contains aluminum as the main component, on the semiconductor substrate by deposition, and then patterning the electrode layer to thereby form an electrode wiring pattern connected to the active region;
- covering said electrode wiring pattern with an insulation film;
- selectively removing said insulation film to expose part of said electrode wiring pattern;
- forming a nickel layer on a back surface of said semiconductor substrate and in ohmic contact therewith;
- covering said nickel layer with a protective coating;
- forming a first bump on the exposed part of said electrode wiring pattern by dipping said semiconductor substrate into molten metal while simultaneously applying ultrasonic waves to the molten metal, said molten metal containing zinc of 1 to 10% in mass percentage and at least one element selected from a group consisting of tin, lead and aluminum with said at least one element being present in an amount not less than 50% in mass percentage;
- eliminating said protective coat; and
- forming a second bump having a composition including lead, tin, and at least one of silver and copper, and a melting point lower than that of said first bump, and an electrode on said nickel layer, which second bump forming step is performed without actually remelting said first bump at a temperature lower than the melting point of said first bump.
- 2. A method for manufacturing semiconductor devices according to claim 1, wherein said molten metal for forming said first bump consists essentially of lead, tin and zinc, with lead being not less than 50% in mass percentage.
- 3. A method for manufacturing semiconductor devices according to claim 1, wherein said molten metal for forming said first bump consists essentially of lead, tin and zinc, with tin being 5 to 95% in mass percentage, zinc being 1 to 10% in mass percentage and the balance being lead.
- 4. A method for manufacturing semiconductor devices according to claim 1, wherein said molten metal for forming said first bump consists essentially of lead, tin and zinc and with tin being 5 to 45% in mass percentage, zinc being 1 to 10% in mass percentage, and the balance being lead in an amount not less than 50% in mass percentage.
- 5. A method for manufacturing semiconductor devices according to claim 1, wherein said protective coating contains polyimide.
- 6. A method of manufacturing semiconductor devices according to claim 1, wherein said second bump consists essentially of lead, tin and silver, with silver being 1.5% in mass percentage, tin being 5% in mass percentage, and the balance being lead.
- 7. A method for manufacturing semiconductor devices comprising the steps of:
- forming an active region for at least one semiconductor element in a main surface area of a semiconductor substrate;
- forming an electrode layer, which contains aluminum as the main component, on the semiconductor substrate by deposition, and then patterning the electrode layer to thereby form an electrode wiring pattern connected to the active region;
- covering said electrode wiring pattern with an insulation film;
- selectively removing said insulation film to expose part of said electrode wiring pattern;
- forming a nickel layer on a back surface of said semiconductor substrate and in ohmic contact therewith;
- covering said nickel layer with a protective coating;
- forming a first bump on the exposed part of said electrode wiring pattern by dipping said semiconductor substrate into molten metal while simultaneously applying ultrasonic waves to the molten metal, said molten metal consisting essentially of lead, tin and zinc, with tin being 5 to 95% in mass percentage, zinc being 1 to 10% in mass percentage and the balance being lead;
- eliminating said protective coating; and
- forming a second bump having a composition consisting essentially of lead, tin and silver, with silver being 1.5% in mass percentage, tin being 5% in mass percentage and the balance being lead, and having a melting point lower than that of said first bump, and an electrode on said nickel layer, which second bump forming step is performed without actually remelting said first bump at a temperature lower than the melting point of said first bump.
- 8. A method for manufacturing semiconductor devices comprising the steps of:
- forming an active region for at least one semiconductor element in a main surface area of a semiconductor substrate;
- forming an electrode layer, which contains aluminum as the main component, on the semiconductor substrate by deposition, and then patterning the electrode layer to thereby form an electrode wiring pattern connected to the active region;
- covering said electrode wiring pattern with an insulation film;
- selectively removing said insulation film to expose part of said electrode wiring pattern;
- forming a nickel layer on a back surface of said semiconductor substrate and in ohmic contact therewith;
- covering said nickel layer with a protective coating;
- forming a first bump on the exposed part of said electrode wiring pattern by dipping said semiconductor substrate into molten metal while simultaneously applying ultrasonic waves to the molten metal, said molten metal consisting essentially of lead, tin and zinc, with tin being 5 to 45% in mass percentage, zinc being 1 to 10% in mass percentage and the balance being lead in an amount not less than 50% in mass percentage.
- eliminating said protective coating; and
- forming a second bump having a composition consisting essentially of lead, tin and silver, with silver being 1.5% in mass percentage, tin being 5% in mass percentage and the balance being lead, and having a melting point lower than that of said first bump, and an electrode on said nickel layer, which second bump forming step is performed without actually remelting said first bump at a temperature lower than the melting point of said first bump.
- 9. A method for manufacturing a semiconductor devices comprising the steps of:
- forming an active region for at least one semiconductor element in a main surface area of a semiconductor substrate;
- forming an electrode layer, which contains aluminum as the main component, on the semiconductor substrate by deposition, and then patterning the electrode layer to thereby form an electrode wiring pattern connected to the active region;
- covering said electrode wiring pattern with an insulation film;
- selectively removing said insulation film to expose part of said electrode wiring pattern;
- forming a nickel layer on a back surface of said semiconductor substrate and in ohmic contact therewith;
- covering said nickel layer with a protective coating;
- forming a first bump on the exposed part of said electrode wiring pattern by dipping said semiconductor substrate into molten metal while simultaneously applying ultrasonic waves to the molten metal, said molten metal consisting essentially of lead, tin and zinc, with lead being not less than 50% in mass percentage;
- eliminating said protective coating; and
- forming a second bump having a composition consisting essentially of lead, tin and silver, with silver being 1.5% in mass percentage, tin being 5% in mass percentage and balance being lead, and having a melting point lower than that of said first bump, and an electrode on said nickel layer, which second bump forming step is performed without actually remelting said first bump at a temperature lower than the melting point of said first bump.
Priority Claims (1)
Number |
Date |
Country |
Kind |
63-219726 |
Sep 1988 |
JPX |
|
Parent Case Info
This application is a continuation of application Ser. No. 07/399,234, filed Aug. 29, 1989, now abandoned.
US Referenced Citations (2)
Number |
Name |
Date |
Kind |
4558510 |
Tani et al. |
Dec 1985 |
|
4818724 |
Cetronio et al. |
Apr 1989 |
|
Foreign Referenced Citations (15)
Number |
Date |
Country |
0264648 |
Apr 1988 |
EPX |
53-44176 |
Apr 1978 |
JPX |
53-89368 |
Aug 1978 |
JPX |
54-026675 |
Feb 1979 |
JPX |
55-163830 |
Dec 1980 |
JPX |
57-078173 |
May 1982 |
JPX |
57-44440 |
Sep 1982 |
JPX |
58-051511 |
Mar 1983 |
JPX |
59-42197 |
Mar 1984 |
JPX |
59-090941 |
May 1984 |
JPX |
59-178778 |
Oct 1984 |
JPX |
60-35804 |
Aug 1985 |
JPX |
61-59548 |
Dec 1986 |
JPX |
62-104143 |
May 1987 |
JPX |
1-220460 |
Sep 1989 |
JPX |
Non-Patent Literature Citations (2)
Entry |
English Translation of JP 61-59548 to Fukuchi et al (before called Matsushita). |
Electronics and Communications in Japan, Part 2, vol. 17, No. 10, 1988, pp. 32-38; "Direct Formation of Solder Bump on Al Pad Using Ultrasonic Soldering", Inaba et al. |
Continuations (1)
|
Number |
Date |
Country |
Parent |
399234 |
Aug 1989 |
|