The present invention relates to power semiconductor packages.
Referring to
In a package according to the prior art, source electrode 20, and gate electrode 22 are soldered down by the user. Specifically, the user applies solder to, for example, the pads of a circuit board, and the electrodes of the die are attached to the pads by the solder so placed.
In the recent years, thin die have emerged as desirable candidates for power applications. Some thin die are only about 250 μm or less thick. Thus, a can 12 for accommodating a die so thin may be difficult to devise.
According to the present invention, a stack is interposed between a power electrode of the die and the interior surface of the can so that a thin die may be received in the interior of a can having an interior deeper than the thickness of the die.
A package according to the present invention, therefore, includes a conductive clip, which is preferably shaped like can 12 of the prior art package, a power semiconductor die including a first power electrode on a first surface thereof and a second power electrode disposed on an opposite surface thereof, and a conductive stack including a conductive adhesive and a conductive platform interposed between the first power electrode and the interior surface of the conductive clip.
In a package according to the first embodiment of the present invention, the conductive platform is attached to the first power electrode and the conductive adhesive is interposed between the interior surface of the clip and the platform.
In a package according to the second embodiment of the present invention, the conductive platform is attached to the interior surface of the clip and the conductive adhesive is interposed between the platform and the first power electrode.
Other features and advantages of the present invention will become apparent from the following description of the invention which refers to the accompanying drawings.
Referring to
Referring to
Referring to
Platform 38 is preferably formed with a paste compound such as the one disclosed in U.S. patent application Ser. No. 10/970,165. Referring to
In a preferred embodiment of the present invention, the binder particles are solder powder, and the filler particles are conductive particles dispersed throughout, or mixed in with the solder powder.
Filler particles 42 used in platform 38 are preferably spherically shaped, although other shapes such as cubes and parallelepipeds, or the like may also be used. It should be noted that the shape of filler particles 42 does not need to be perfect geometrically. That is, for example, a spherical shape as referred to herein need only be generally sphere-like rather than spherical perfectly to be within the present invention. Thus, the shape of filler particles 42 as described herein should not be understood to restrict the invention to perfect geometric shapes.
In the preferred embodiment, binder 40 has a high melting temperature. Solders formed from the combination of 95% Sn and 5%, Sb (by weight), or the combination of 95.5% Sn, 3.8% Ag, and 0.7% Cu (by weight) are examples of solders suitable to be used as binder material.
A suitable material for forming filler particles 42 is copper. Other suitable materials are nickel and tin-silver.
Referring to
Sphere-like nickel particles, when used as conductive fillers, may be passivated with tin or silver. A suitable binder for fusing sphere-like nickel particles may be any one of the solders listed above.
A suitable binder for use with tin-silver filler particles may be a tin-bismuth solder.
In a preferred composition, fillers 42 may be spherical or sphere-like and may constitute 5-40% of the total weight of the mixture, and binder particles 40 may be solder in powder form and constitute 50-85% of the total weight of the mixture. In this preferred composition, about 10% of the total weight may be a solder flux which may be a resin with mild activation. Preferably, filler particles 42 are anywhere between 15 μm-65 μm and the particle size of solder binder may be anywhere between 25 μm-45 μm.
One specific example of the paste used in the present invention includes 31.5% (by weight) of silver coated nickel particles, 58.5% (by weight) of SAC (Tin-Silver-Copper) or SA (Tin-Silver) alloys as binder. The SAC composition may be 95.5% Sn, 3.8% Ag, and 0.7% Cu (by weight), while SA composition is 96% Sn and 4% Ag (by weight). In this example, 10% of the total weight may be flux material.
Another example may be a high flow derivative of the previous example having anti-slump properties. Such a paste may include 5% (by weight) of silver coated nickel spheres, 85% SAC or SA, and 10% (by weight) of flux.
A paste compound as described above is particularly useful for forming relatively flat large area platforms 38 on surfaces, such as the interior surface of can 12, or an electrode of a semiconductor die 14.
Generally, a process for manufacturing platform 38 involves depositing an amount of the paste compound on a surface. Specifically, for example, a desired amount of the paste may be deposited over in the interior of can 12 or on drain electrode 16 of a MOSFET die. In the preferred embodiment, the paste may be deposited using a stenciling or printing method, although other methods of deposit are considered within the invention.
After depositing the paste, heat is applied to cause binder particles 40 to melt. Thus, if solder is used as a binder, heat is applied until the solder is reflown, i.e. the solder is taken to its reflow temperature. Since, the binder particles have a much lower melting temperature than filler particles 42, filler particles 42 remain solid. However, binder particles 40 melt and wet filler particles 42. Once the temperature is lowered below the melting temperature of binder particles 40, filler particles 42 are “glued” to one another, thereby forming an integral structure as shown in
Preferably, the proportion of the binder particles is so selected that there will not be enough liquidous to flow, but there will be enough liquidous to glue filler particles 42 together to form an integral structure suitable to serve as platform 38.
To fabricate a package according to the second embodiment as illustrated by
The second method may not be desirable if the wafer carrier is rated below the reflow temperature of the paste in that paste compound may need to be reflown before the die are singulated. In such a case the first method may be desirable in that can 12 may not be limited to the reflow temperature of the paste compound.
A platform according to the present invention is beneficial in that it provides the standoff that is necessary to accommodate a thin die and may also provide additional thermal capacitance.
Although the present invention has been described in relation to particular embodiments thereof, many other variations and modifications and other uses will become apparent to those skilled in the art. It is preferred, therefore, that the present invention be limited not by the specific disclosure herein, but only by the appended claims.
This application is based on and claims the benefit of U.S. Provisional Application Ser. No. 60/674,390, filed on Apr. 22, 2005, entitled SEMICONDUCTOR PACKAGE, to which a claim of priority is hereby made and the disclosure of which is incorporated by reference.
Number | Name | Date | Kind |
---|---|---|---|
3561107 | Best, et al. | Feb 1971 | A |
3871014 | King et al. | Mar 1975 | A |
3972062 | Hopp | Jul 1976 | A |
4021838 | Warwick | May 1977 | A |
4392151 | Iwatani | Jul 1983 | A |
4454454 | Valentine | Jun 1984 | A |
4604644 | Beckham et al. | Aug 1986 | A |
4639760 | Granberg et al. | Jan 1987 | A |
4646129 | Yerman et al. | Feb 1987 | A |
5075759 | Moline | Dec 1991 | A |
5182632 | Bechtel et al. | Jan 1993 | A |
5217922 | Akasaki et al. | Jun 1993 | A |
5311402 | Kobayashi et al. | May 1994 | A |
5313366 | Gaudenzi et al. | May 1994 | A |
5367435 | Andros et al. | Nov 1994 | A |
5371404 | Juskey et al. | Dec 1994 | A |
5381039 | Morrison | Jan 1995 | A |
5394490 | Kato et al. | Feb 1995 | A |
5397921 | Karnezos | Mar 1995 | A |
5447886 | Rai | Sep 1995 | A |
5448114 | Kondoh et al. | Sep 1995 | A |
5454160 | Nickel | Oct 1995 | A |
5455456 | Newman | Oct 1995 | A |
5477087 | Kawakita et al. | Dec 1995 | A |
5510758 | Fujita et al. | Apr 1996 | A |
5512786 | Imamura et al. | Apr 1996 | A |
5532512 | Fillion et al. | Jul 1996 | A |
5554887 | Sawai et al. | Sep 1996 | A |
5578869 | Hoffman et al. | Nov 1996 | A |
5654590 | Kuramochi | Aug 1997 | A |
5703405 | Zeber | Dec 1997 | A |
5726489 | Matsuda et al. | Mar 1998 | A |
5726501 | Matsubara | Mar 1998 | A |
5726502 | Beddingfield | Mar 1998 | A |
5729440 | Jimarez et al. | Mar 1998 | A |
5734201 | Djennas et al. | Mar 1998 | A |
5739585 | Akram et al. | Apr 1998 | A |
5814894 | Igarashi et al. | Sep 1998 | A |
5841183 | Ariyoshi | Nov 1998 | A |
6051888 | Dahl | Apr 2000 | A |
6133634 | Joshi | Oct 2000 | A |
6262489 | Koors et al. | Jul 2001 | B1 |
6303974 | Irons et al. | Oct 2001 | B1 |
6391687 | Cabahug et al. | May 2002 | B1 |
6720647 | Fukuizumi | Apr 2004 | B2 |
6744124 | Chang et al. | Jun 2004 | B1 |
20010048116 | Standing et al. | Dec 2001 | A1 |
20020114726 | Soga et al. | Aug 2002 | A1 |
20050029588 | Sakamoto et al. | Feb 2005 | A1 |
Number | Date | Country |
---|---|---|
0 966 038 | Dec 1999 | EP |
0 978 871 | Feb 2000 | EP |
01132142 | May 1989 | JP |
5-129516 | May 1993 | JP |
07-202064 | Apr 1995 | JP |
11-054673 | Feb 1999 | JP |
11195680 | Jul 1999 | JP |
2000012748 | Jan 2000 | JP |
2000-243887 | Aug 2000 | JP |
2003-234447 | Aug 2003 | JP |
2004500720 | Jan 2004 | JP |
2004-500720 | Jan 2004 | JP |
WO 9965077 | Dec 1999 | WO |
Entry |
---|
Mosfet BGA Design Guide 2004, Fairchild Semiconductor. |
Webster's Ninth New Collegiate Dictionary, (definition for the word “on”), p. 823. |
Number | Date | Country | |
---|---|---|---|
20060249836 A1 | Nov 2006 | US |
Number | Date | Country | |
---|---|---|---|
60674390 | Apr 2005 | US |