Patent Grant
11552034
The present invention relates to structures and methods for electrically interconnecting chiplets to backplane contact pads using micro transfer printing.
Substrates with electronically active components distributed over the extent of the substrate may be used in a variety of electronic systems, for example, flat-panel imaging devices such as flat-panel liquid crystal or organic light emitting diode (OLED) display devices and in flat-panel solar cells. A variety of methods may be used to distribute electronically active circuits over substrates, including forming the electronically active circuits on a substrate and forming the components on separate substrates and placing them on a substrate. In the latter case, a variety of assembly technologies for device packaging may be used.
The electronically active components are typically formed on a substrate by sputtering a layer of inorganic semiconductor material or by spin-coating organic material over the entire substrate. Inorganic semiconductor materials can be processed to improve their electronic characteristics, for example amorphous silicon can be treated to form low-temperature or high-temperature poly-crystalline silicon. In other process methods, microcrystalline semiconductor layers can be formed by using an underlying seeding layer. These methods typically improve the electron mobility of the semiconductor layer. The substrate and layer of semiconductor material can be photo-lithographically processed to define electronically active components, such as transistors. Such transistors are known as thin-film transistors (TFTs) since they are formed in a thin layer of semiconductor material, typically silicon. Transistors may also be formed in thin layers of organic materials. In these devices, the substrate is often made of glass, for example Corning Eagle® or Jade® glass designed for display applications.
The above techniques have some limitations. Despite processing methods used to improve the performance of thin-film transistors, such transistors may provide performance that is lower than the performance of other integrated circuits formed in mono-crystalline semiconductor material. Semiconductor material and active components can be provided only on portions of the substrate, leading to wasted material and processing costs. The choice of substrate materials can also be limited by the processing steps necessary to process the semiconductor material and the photo-lithographic steps used to pattern the active components. For example, plastic substrates have a limited chemical and heat tolerance and do not readily survive photo-lithographic processing. Furthermore, the manufacturing equipment used to process large substrates with thin-film circuitry is relatively expensive. Other substrate materials that may be used include quartz, for example, for integrated circuits using silicon-on-insulator structures as described in U.S. Patent Application 2010/0289115 and U.S. Patent Application 2010/0123134. However, such substrate materials can be more expensive or difficult to process.
Other methods used for distributing electronically functional components over a substrate in the circuit board assembly industry include, for example, pick-and-place technologies for integrated circuits provided in a variety of packages, for example, pin-grid arrays, ball-grid arrays, and flip-chips. However, these techniques may be limited in the size of the integrated circuits that can be placed.
In further manufacturing techniques, a mono-crystalline semiconductor wafer is employed as the substrate. While this approach can provide substrates with the same performance as integrated circuits, the size of such substrates may be limited, for example, to a 12-inch diameter circle, and the wafers are relatively expensive compared to other substrate materials such as glass, polymer, or quartz.
In yet another approach, thin layers of semiconductor are bonded to a substrate and then processed. Such a method is known as semiconductor-on-glass or silicon-on-glass (SOG) and is described, for example, in U.S. Pat. No. 7,605,053, issued Oct. 20, 2009. If the semiconductor material is crystalline, high-performance thin-film circuits can be obtained. However, the bonding technique and the processing equipment for the substrates to form the thin-film active components on large substrates can be relatively expensive.
Publication No. 11-142878 of the Patent Abstracts of Japan entitled Formation of Display Transistor Array Panel describes etching a substrate to remove it from a thin-film transistor array on which the TFT array was formed. TFT circuits formed on a first substrate can be transferred to a second substrate by adhering the first substrate and the TFTs to the surface of the second substrate and then etching away the first substrate, leaving the TFTs bonded to the second substrate. This method may require etching a significant quantity of material, and may risk damaging the exposed TFT array.
Other methods of locating material on a substrate are described in U.S. Pat. No. 7,127,810. In this approach, a first substrate carries a thin-film object to be transferred to a second substrate. An adhesive is applied to the object to be transferred or to the second substrate in the desired location of the object. The substrates are aligned and brought into contact. A laser beam irradiates the object to abrade the transferring thin film so that the transferring thin film adheres to the second substrate. The first and second substrates are separated, peeling the film in the abraded areas from the first substrate and transferring it to the second substrate. In one embodiment, a plurality of objects is selectively transferred by employing a plurality of laser beams to abrade selected area. Objects to be transferred can include thin-film circuits.
U.S. Pat. No. 6,969,624 describes a method of transferring a device from a first substrate onto a holding substrate by selectively irradiating an interface with an energy beam. The interface is located between a device for transfer and the first substrate and includes a material that generates ablation upon irradiation, thereby releasing the device from the substrate. For example, a light-emitting device (LED) is made of a nitride semiconductor on a sapphire substrate. The energy beam is directed to the interface between the sapphire substrate and the nitride semiconductor releasing the LED and allowing the LED to adhere to a holding substrate coated with an adhesive. The adhesive is then cured. These methods, however, may require the patterned deposition of adhesive on the object(s) or on the second substrate. Moreover, the laser beam that irradiates the object may need to be shaped to match the shape of the object, and the laser abrasion can damage the object to be transferred. Furthermore, the adhesive cure takes time, which may reduce the throughput of the manufacturing system.
Another method for transferring active components from one substrate to another is described in AMOLED Displays using Transfer-Printed Integrated Circuits published in the Proceedings of the 2009 Society for Information Display International Symposium Jun. 2-5, 2009, in San Antonio Tex., US, vol. 40, Book 2, ISSN 0009-0966X, paper 63.2 p. 947. In this approach, small integrated circuits are formed over a buried oxide layer on the process side of a crystalline wafer. The small integrated circuits, or chiplets, are released from the wafer by etching the buried oxide layer formed beneath the circuits. A PDMS stamp is pressed against the wafer and the process side of the chiplets is adhered to the stamp. The chiplets are pressed against a destination substrate or backplane coated with an adhesive and thereby adhered to the destination substrate. The adhesive is subsequently cured. In another example, U.S. Pat. No. 8,722,458 entitled Optical Systems Fabricated by Printing-Based Assembly teaches transferring light-emitting, light-sensing, or light-collecting semiconductor elements from a wafer substrate to a destination substrate or backplane.
In such methods it is generally necessary to electrically connect the small integrated circuits or chiplets to electrically conductive elements such as backplane contact pads on the destination substrate. By applying electrical signals to conductors on the destination substrate the small integrated circuits are energized and made operational.
The electrical connections between the small integrated circuits and the backplane contact pads are typically made by photolithographic processes in which a metal is evaporated or sputtered onto the small integrated circuits and the destination substrate to form a metal layer, the metal layer is coated with a photoresist that is exposed to a circuit connection pattern, and the metal layer and photoresist are developed by etching and washing to form the patterned electrical connections between the small integrated circuits and the connection pads on the destination substrate. Additional layers, such as interlayer dielectric insulators can also be required. This process is expensive and requires a number of manufacturing steps. Moreover, the topographical structure of the small integrated circuits over the destination substrate renders the electrical connections problematic. For example it can be difficult to form a continuous conductor from the destination substrate to the small integrated circuit because of the differences in height over the surface between the small integrated circuits and the destination substrate.
There is a need, therefore, for structures and methods that enable the electrical interconnection of small integrated circuits, such as micro transfer printed chiplets, to destination substrates.
In accordance with embodiments of the present invention, components such as chiplets incorporating active elements such as transistors and passive elements such as resistors, capacitors, and conductors are micro transfer printed from a native source wafer to a non-native destination substrate or backplane. The components include an electrically conducting connection post that protrudes from a component surface and is brought into contact with a backplane contact pad to form an electrical connection between the component and the destination substrate. The components can be at least partially adhered to the destination substrate by forcefully driving the connection posts into the backplane contact pads when micro transfer printing, for example by exerting mechanical pressure on the transfer stamp. The connection posts, the backplane contact pads, or both the connection posts and backplane contact pads can be deformed or crumpled and the connection post can be driven into or through the backplane contact pad, thereby wedging the connection post in the backplane contact pad to adhere the connection post to the backplane contact pad and form an electrical contact between them. As a consequence, the connection post can be welded to the backplane contact pad. An additional heat treatment can be provided to facilitate the welding. Alternatively or additionally, a layer of metal, for example a solder can be provided on either the surface of the connection post or the backplane contact pad, or both, that can be heated, causing the solder to reflow and thereby both adhere and electrically connect the connection post to the backplane contact pad. In a further embodiment of the present invention, a defective chiplet is removed from the backplane contact pad, extracting the connection post from the backplane contact pad. The defective chiplet can be replaced, for example by micro transfer printing a different chiplet to the backplane contact pads in the former location of the defective chiplet.
In another embodiment of the present invention, two or more connection posts are provided to contact a common backplane contact pad. By providing two or more connection posts in contact with a common backplane contact pad, faults in electrical connections between the component and the backplane contact pad are reduced by providing a redundant electrical connection from the component to the backplane contact pad.
Because the components can be made using integrated circuit photolithographic techniques having a relatively high resolution and cost and the destination substrate, for example a printed circuit board, can be made using printed circuit board techniques having a relatively low resolution and cost, the backplane contact pads on the destination substrate can be much larger than the connection posts or electrical contacts on the component, facilitating the use of multiple connection posts with a common backplane contact pads, reducing electrical faults, and reducing manufacturing costs.
In one aspect, the disclosed technology includes a printable component, including: a chiplet having a semiconductor substrate; and a plurality of electrical connections, wherein each electrical connection comprises an electrically conductive connection post protruding from the semiconductor substrate, wherein the connection post is a multi-layer connection post.
In certain embodiments, the connection post comprises a bulk material coated with a conductive material different from the bulk material.
In certain embodiments, the bulk material is electrically conductive.
In certain embodiments, the conductive material has a melting point less than the melting point of the bulk material.
In certain embodiments, the bulk material is an electrical insulator.
In certain embodiments, the bulk material is a resin, a polymer, or a cured resin.
In certain embodiments, the bulk material is softer than the conductive material.
In certain embodiments, the conductive material is softer than the bulk material.
In certain embodiments, the printable component is an active component having an active element, a passive component having a passive element, or a compound structure having a plurality of active elements, passive elements, or a combination of active and passive elements.
In certain embodiments, the printable component has at least one of a width, length, and height from 2 to 5 μm, 5 to 10 μm, 10 to 20 μm, or 20 to 50 μm.
In certain embodiments, the printable component is a light-emitting diode, photo-diode, or transistor.
In another aspect, the disclosed technology includes a printable component, including: a chiplet having a semiconductor substrate; and a plurality of electrical connections protruding from the semiconductor substrate, wherein each electrical connection comprises an electrically conductive connection post protruding from the process side, wherein two or more adjacent connection posts are directly electrically connected to each other.
In certain embodiments, the two or more adjacent connection posts comprise a first and a second connection post of different heights.
In certain embodiments, the connection posts are disposed in groups and a spacing between adjacent connection posts within a given group is less than a spacing between adjacent groups.
In certain embodiments, the connection posts within a group are electrically shorted together.
In certain embodiments, the printable component is an active printable component having an active element, a passive printable component having a passive element, or a compound printable component having a plurality of active elements, passive elements, or a combination of active and passive elements.
In certain embodiments, each of the two or more connection posts is multi-layer connection post.
In certain embodiments, the printable component has at least one of a width, length, and height from 2 to 5 μm, 5 to 10 μm, 10 to 20 μm, or 20 to 50 μm.
In certain embodiments, the printable component is a light-emitting diode, photo-diode, or transistor.
In another aspect, the disclosed technology includes a printed structure comprising a destination substrate and one or more printable components, wherein the destination substrate has two or more electrical contacts and each connection post is in contact with, extends into, or extends through an electrical contact of the destination substrate to electrically connect the electrical contacts to the connection posts.
In certain embodiments, the electrical contact comprises a material that is the same material as a material included in the connection post.
In certain embodiments, the destination substrate is a member selected from the group consisting of polymer, plastic, resin, polyimide, PEN, PET, metal, metal foil, glass, a semiconductor, and sapphire.
In certain embodiments, the destination substrate has a thickness from 5 to 10 microns, 10 to 50 microns, 50 to 100 microns, 100 to 200 microns, 200 to 500 microns, 500 microns to 0.5 mm, 0.5 to 1 mm, 1 mm to 5 mm, 5 mm to 10 mm, or 10 mm to 20 mm.
In another aspect, the disclosed technology includes a printed structure comprising a destination substrate and one or more printable components, each of the printable components including: a chiplet having a semiconductor substrate; a plurality of electrical connections, wherein each electrical connection comprises an electrically conductive connection post protruding from the semiconductor substrate or a layer in contact with the semiconductor substrate, wherein the destination substrate comprises two or more backplane contact pads, wherein each connection post is in contact with, extends into, or extends through a backplane contact pad of the destination substrate to electrically connect the backplane contact pads to the connection posts, and wherein one or more of the backplane contact pads, one or more of the connection posts, or both one or more of the backplane contact pads and one or more of the connection posts is deformed or crumpled, or has a non-planar surface.
In certain embodiments, the two or more backplane contact pads comprise a material that is softer than that of the connection post.
In certain embodiments, the connection posts comprise a material that is softer than that of the two or more backplane contact pads.
In certain embodiments, a conductive material other than a material of the backplane contact pad or the connection post adheres or electrically connects (e.g., or both) the backplane contact pad to the conductive post.
In certain embodiments, the backplane contact pad has a first conductive layer and a second conductive layer over the first conductive layer, and the second conductive layer has a lower melting temperature than the first conductive layer, wherein the backplane contact pad is coated with a non-conductive layer, or wherein the backplane contact pad is formed on a compliant non-conductive layer.
In certain embodiments, the second conductive layer is a solder.
In certain embodiments, the electrical contact is welded to the connection post.
In certain embodiments, the backplane contact pads are non-planar and the connection posts are inserted into the backplane contact pads.
In certain embodiments, the printable component has at least one of a width, length, and height from 2 to 5 μm, 5 to 10 μm, 10 to 20 μm, or 20 to 50 μm.
In certain embodiments, the destination substrate is a member selected from the group consisting of polymer, plastic, resin, polyimide, PEN, PET, metal, metal foil, glass, a semiconductor, and sapphire.
In certain embodiments, the destination substrate has a thickness from 5 to 10 microns, 10 to 50 microns, 50 to 100 microns, 100 to 200 microns, 200 to 500 microns, 500 microns to 0.5 mm, 0.5 to 1 mm, 1 mm to 5 mm, 5 mm to 10 mm, or 10 mm to 20 mm.
In certain embodiments, each of the one or more printable components is a light-emitting diode, photo-diode, or transistor.
In another aspect, the disclosed technology includes a printed structure comprising a destination substrate and one or more printable components, the printable components including: a chiplet having a semiconductor substrate and a plurality of electrical connections, wherein: each electrical connection comprises an electrically conductive connection post protruding from the semiconductor substrate, the destination substrate has two or more backplane contact pads, each connection post is in contact with, extends into, or extends through a backplane contact pad of the destination substrate to electrically connect the backplane contact pads to the connection posts, and two or more connection posts are electrically connected to one backplane contact pad.
In certain embodiments, the distance between two or more connection posts is less than a width or length of the electrical contact in a direction parallel to the destination substrate.
In certain embodiments, the connection posts are disposed in groups, the connection posts within a group are electrically connected to a common backplane contact pad and the connection posts in different groups are electrically connected to different backplane contact pads.
In certain embodiments, the printable component has at least one of a width, length, and height from 2 to 5 μm, 5 to 10 μm, 10 to 20 μm, or 20 to 50 μm.
In certain embodiments, the destination substrate is a member selected from the group consisting of polymer, plastic, resin, polyimide, PEN, PET, metal, metal foil, glass, a semiconductor, and sapphire.
In certain embodiments, the destination substrate has a thickness from 5 to 10 microns, 10 to 50 microns, 50 to 100 microns, 100 to 200 microns, 200 to 500 microns, 500 microns to 0.5 mm, 0.5 to 1 mm, 1 mm to 5 mm, 5 mm to 10 mm, or 10 mm to 20 mm.
In another aspect, the disclosed technology includes a method of making a printable component, including: providing a forming substrate having two or more forms in a surface of the substrate; disposing a patterned layer of conductive material at least in the forms to make connection posts; disposing a first dielectric layer over the patterned layer of conductive material and the forming substrate; disposing a chiplet having chiplet contact pads on the first dielectric layer; forming conductors electrically connecting the connection posts to the chiplet contact pads; and defining the printable component to form a release layer and anchors in the forming substrate connected by tethers to the printable component.
In certain embodiments, the method includes providing a destination substrate having two or more backplane contact pads; and micro transfer printing the printable component to the destination substrate so that each connection post is in contact with, extends into, or extends through a backplane contact pad of the destination substrate to electrically connect the backplane contact pads to the connection posts and the chiplet contact pads.
In certain embodiments, the method includes disposing a patterned second dielectric layer over the first dielectric layer, the conductors, and the chiplet.
In certain embodiments, the printable component has at least one of a width, length, and height from 2 to 5 μm, 5 to 10 μm, 10 to 20 μm, or 20 to 50 μm.
In certain embodiments, the printable component is a light-emitting diode, photo-diode, or transistor.
In another aspect, the disclosed technology includes a printable component, including: a first dielectric layer having connection posts protruding from the dielectric layer; a chiplet having a semiconductor substrate and chiplet contact pads, the chiplet disposed on the first dielectric layer; and conductors electrically connecting the connection posts to the chiplet contact pads.
In certain embodiments, the chiplet contact pads are located on a same side of the chiplet adjacent to the connection posts.
In certain embodiments, the printable component includes a patterned electrical connection layer between the connection posts and the chiplet contact pads.
In certain embodiments, the chiplet contact pads are located on a side of the chiplet opposite the connection posts.
In certain embodiments, the printable component includes a second dielectric layer disposed at least partly over the first dielectric layer.
In certain embodiments, the second dielectric layer is transparent, and the component is a light-emitting component that emits light through the second dielectric layer.
In certain embodiments, the connection post is a multi-layer connection post.
In certain embodiments, the printable component has at least one of a width, length, and height from 2 to 5 μm, 5 to 10 μm, 10 to 20 μm, or 20 to 50 μm.
In certain embodiments, the printable component is a light-emitting diode, photo-diode, or transistor.
In another aspect, the disclosed technology includes a destination substrate for receiving transfer-printed printable components, including: a substrate having a surface; and a plurality of non-planar backplane contact pads formed on or in the substrate, wherein the non-planar backplane contact pads have a perimeter portion surrounding a central portion, and wherein the perimeter portion is closer to the surface than the central portion (e.g., the central portion is recessed).
In certain embodiments, at least one of (i), (ii), and (iii) is true: (i) the backplane contact pad has a first conductive layer and a second conductive layer over the first conductive layer and the second conductive layer has a lower melting temperature than the first conductive layer, (ii) wherein the backplane contact pad is coated with a non-conductive layer, and (iii) wherein the backplane contact pad is formed on a compliant non-conductive layer.
In certain embodiments, the second conductive layer is a solder.
In certain embodiments, the non-conductive layer is a polymer or an adhesive or the compliant non-conductive layer is a polymer.
In certain embodiments, the compliant non-conductive layer is a polymer.
In certain embodiments, the destination substrate is a member selected from the group consisting of polymer, plastic, resin, polyimide, PEN, PET, metal, metal foil, glass, a semiconductor, and sapphire.
In certain embodiments, the destination substrate has a thickness from 5 to 10 microns, 10 to 50 microns, 50 to 100 microns, 100 to 200 microns, 200 to 500 microns, 500 microns to 0.5 mm, 0.5 to 1 mm, 1 mm to 5 mm, 5 mm to 10 mm, or 10 mm to 20 mm.
In certain embodiments, the printable component has at least one of a width, length, and height from 2 to 5 μm, 5 to 10 μm, 10 to 20 μm, or 20 to 50 μm.
In certain embodiments, the printable components are light-emitting diodes, photo-diodes, or transistors.
In another aspect, the disclosed technology includes a printed structure comprising a destination substrate and one or more printable components, the printable components comprising a chiplet having a semiconductor substrate and a plurality of electrical connections, wherein: each electrical connection comprises an electrically conductive connection post protruding from the semiconductor substrate, the destination substrate has two or more backplane contact pads on a backplane surface and each connection post is in contact with, extends into, or extends through a backplane contact pad of the destination substrate to electrically connect the backplane contact pads to the connection posts, the backplane contact pads are non-planar, have a perimeter portion surrounding a central portion, and wherein the perimeter portion is closer to the backplane surface than the central portion, and the connection posts are inserted into the backplane contact pads.
In certain embodiments, the destination substrate is a member selected from the group consisting of polymer, plastic, resin, polyimide, PEN, PET, metal, metal foil, glass, a semiconductor, and sapphire.
In certain embodiments, the destination substrate has a thickness from 5 to 10 microns, 10 to 50 microns, 50 to 100 microns, 100 to 200 microns, 200 to 500 microns, 500 microns to 0.5 mm, 0.5 to 1 mm, 1 mm to 5 mm, 5 mm to 10 mm, or 10 mm to 20 mm.
In certain embodiments, each printable component of the one or more printable components is a light-emitting diode, photo-diode, or transistor.
In another aspect, the disclosed technology includes a printed structure including: a destination substrate; one or more printable components, the printable components comprising a chiplet having a semiconductor substrate and a plurality of electrical connections, wherein: each electrical connection comprises an electrically conductive connection post protruding from the semiconductor substrate, and the destination substrate having two or more backplane contact pads and each connection post is in contact with, extends into, or extends through a backplane contact pad of the destination substrate to electrically connect the backplane contact pads to the connection posts; and an adhesive material located within a volume between the connection posts of a printable component.
In certain embodiments, the adhesive material underfills the volume and applies compression between the printable component and the destination substrate.
In certain embodiments, the destination substrate is a member selected from the group consisting of polymer, plastic, resin, polyimide, PEN, PET, metal, metal foil, glass, a semiconductor, and sapphire.
In certain embodiments, the destination substrate has a thickness from 5 to 10 microns, 10 to 50 microns, 50 to 100 microns, 100 to 200 microns, 200 to 500 microns, 500 microns to 0.5 mm, 0.5 to 1 mm, 1 mm to 5 mm, 5 mm to 10 mm, or 10 mm to 20 mm.
In certain embodiments, each printable component of the one or more printable components is a light-emitting diode, photo-diode, or transistor.
In certain embodiments, a layer in contact with the semiconductor substrate is between the connection post and the semiconductor substrate.
In certain embodiments, the connection post has a height that is greater than its base width.
In certain embodiments, the connection post has a base width that is greater than its peak width.
In certain embodiments, the connection post has a base area that is greater than its peak area.
In certain embodiments, a layer in contact with the semiconductor substrate is between the connection post and the semiconductor substrate.
In certain embodiments, a layer in contact with the semiconductor substrate is between the connection post and the semiconductor substrate.
In certain embodiments, a layer in contact with the semiconductor substrate is between the connection post and the semiconductor substrate.
In certain embodiments, a layer in contact with the semiconductor substrate is between the connection post and the semiconductor substrate.
The present invention provides structures and methods that enable the construction of electrical interconnections between small integrated circuits that are transfer printed on a destination substrate. The electrical interconnection process is simple and inexpensive requiring fewer process steps than known alternative methods.
The foregoing and other objects, aspects, features, and advantages of the present disclosure will become more apparent and better understood by referring to the following description taken in conjunction with the accompanying drawings, in which:
The features and advantages of the present disclosure will become more apparent from the detailed description set forth below when taken in conjunction with the drawings, in which like reference characters identify corresponding elements throughout. In the drawings, like reference numbers generally indicate identical, functionally similar, and/or structurally similar elements. The figures are not drawn to scale since the variation in size of various elements in the Figures is too great to permit depiction to scale.
The present invention provides a structure and method for electrically connecting relatively small electrical components such as integrated circuit chiplets to a relatively large destination substrate in an efficient and cost-effective way. Referring to the cross section of
The component 10 can be an active component, for example including one or more active elements such as electronic transistors or diodes or light-emitting diodes and photodiodes that produce an electrical current in response to ambient light. Alternatively, the component 10 can be a passive component, for example including one or more passive elements such as resistors, capacitors, or conductors. In another embodiment, the component 10 is a compound component 10 that includes both active and passive elements. The component 10 can be a semiconductor device having one or more semiconductor layers 11, such as an integrated circuit. The component 10 can be an unpackaged die. In yet another embodiment, the component 10 is a compound element having a plurality of active or passive elements, such as multiple semiconductor devices with separate substrates, each with one or more active elements or passive elements, or both. In certain embodiments, the plurality of elements is disposed and interconnected on a compound element substrate separate from the substrates of any semiconductor devices or a different substrate. The compound element can be micro transfer printed itself after the elements have been arranged thereon. The components 10 can be electronic processors, controllers, drivers, light-emitting diodes, photodiodes, light-control devices, or light-management devices.
The components 10 made by methods of the present invention can include or be a variety of chiplets having semiconductor structures, including a diode, a light-emitting diode (LED), a transistor, or a laser. Chiplets are small integrated circuits and can be unpackaged dies released from a source wafer and can be micro transfer printed. Chiplets can have at least one of a width, length, and height from 2 to 5 μm, 5 to 10 μm, 10 to 20 μm, or 20 to 50 μm. Chiplets can have a doped or undoped semiconductor substrate thickness of 2 to 5 μm, 5 to 10 μm, 10 to 20 μm, or 20 to 50 μm. The chiplet or components 10 can be micro-light-emitting diodes with a length greater than width, for example having an aspect ratio greater than or equal to 2, 4, 8, 10, 20, or 50 and component contact pads 12 that are adjacent to the ends of the printable semiconductor components 10 along the length of the printable semiconductor components 10. This structure enables low-precision manufacturing processes to electrically connect wires to the f component contact pads 12 without creating registration problems and possible unwanted electrical shorts or opens.
The components 10 can include active elements such as electronic circuits 14 formed using lithographic processes and can include passive elements such as electrical connections, e.g., wires, to the component contact pads 12 and connection posts 16. In certain embodiments, the component contact pads 12 are planar electrical connections formed on the process side 40 of the component 10 and source wafer. Such component contact pads 12 are typically formed from metals such as aluminum or polysilicon using masking and deposition processes used in the art. In certain embodiments, the component contact pads 12 are electrically connected to the circuit 14 with wires 13. In another embodiment the component contact pads 12 are directly electrically connected to the circuit 14 without intervening wires. In some embodiments, component contact pads 12 and the circuit 14, together with other functional structures formed in the active layer on the source wafer make up the component 10, or chiplet.
In some embodiments, the contact pads 12 are omitted and the connection posts are electrically connected to the circuit 14 with the wires 13. In other embodiments, each contact pad 12 and its respective connection post 16 are a single component (e.g., formed together as contact terminal).
In some embodiments of the present invention, the components 10 are small integrated circuits, for example chiplets, having a thin substrate with a thickness of only a few microns, for example less than or equal to 25 microns, less than or equal to 15 microns, or less than or equal to 10 microns, and a width or length of 5-10 microns, 10-50 microns, 50-100 microns, or 100-1000 microns. Such chiplet components 10 can be made in a source semiconductor wafer (e.g., a silicon or GaN wafer) having a process side 40 and a back side 42 used to handle and transport the wafer. Components 10 are formed using lithographic processes in an active layer on or in the process side 40 of the source wafer. An empty release layer space is formed beneath the components 10 with tethers connecting the components 10 to the source wafer in such a way that pressure applied against the components 10 breaks the tethers to release the components 10 from the source wafer. Methods of forming such structures are described, for example, in the paper AMOLED Displays using Transfer-Printed Integrated Circuits and U.S. Pat. No. 8,889,485 referenced above. Lithographic processes for forming components 10 in a source wafer, for example transistors, wires, and capacitors, can be used in the integrated circuit art.
According to various embodiments of the present invention, the native source wafer can be provided with the components 10, release layer, tethers, and connection posts 16 already formed, or they can be constructed as part of the process of the present invention.
Connection posts 16 are electrical connections formed on the process side 40 of the component 10 that extend generally perpendicular to the surface of the process side 40. Such connection posts 16 can be formed from metals such as aluminum, titanium, tungsten, copper, silver, gold, or other conductive metals. The connection posts 16 can be formed by repeated masking and deposition processes that build up three-dimensional structures. In some embodiments, the connection posts 16 are made of one or more high elastic modulus metals, such as tungsten. As used herein, a high elastic modulus is an elastic modulus sufficient to maintain the function and structure of the connection post 16 when pressed into a backplane contact pads 22, as described further below with respect to
In certain embodiments, the electrical connections 15 include patterned metal layers forming component contact pads 12. The contact pads 12 can be made using integrated circuit photolithographic methods. Likewise, the connection posts 16 can be made by etching one or more layers of metal evaporated or sputtered on the process side 40 of the component 10. Such structures can also be made by forming a layer above the component 10 surface, etching a well into the surface, filling it with a conductive material such as metal, and then removing the layer. In some embodiments, the connection posts 16 are electrically connected to the circuit 14 and the connection posts 16 and the circuit 14, together with other functional active or passive structures formed in the active layer on the source wafer, make up the component 10.
The connection posts 16 can have a variety of aspect ratios and typically have a peak area smaller than a base area. The connection posts 16 can have a sharp point for embedding in or piercing backplane contact pads 22 (described further below).
Components 10 with protruding connection posts 16 generally are discussed in U.S. Pat. No. 8,889,485 whose contents are incorporated by reference herein in their entirety.
As shown in the Figures, the connection posts 16 can have a base width W representing a planar dimension of the connection post 16 on the process side 40 and a height H representing the extent of the connection post 16 from the process side 40 to the peak of the connection post 16. The peak of the connection post 16 can have a width W2 less than W that, in an embodiment, approaches zero so the connection post 16 has a sharp point. The base of the connection post 16 can have a base area in contact with the process side 40 and a peak area smaller than the base area. The connection post 16 can also have a height H greater than a base dimension.
Referring to
The multi-layer connection post 16 can be made using photolithographic methods, for example coating and then pattern-wise curing materials such as resins or metals that can be etched. The connection post 16 or post material 18 can be a semiconductor materiel, such as silicon or GaN, formed by etching material from around the connection post 16. Coatings, such as the conductive material 19 can be evaporated or sputtered over the post material 18 structure and then pattern-wise etched to form the multi-layer connection post 16 of
Referring next to
Referring next to
The backplane contact pads 22 can be made of a relatively soft metal, such as tin, solder, or tin-based solder, to assist in forming good electrical contact with the connection posts 16 and adhesion with the components 10. As used herein, a soft metal may refer to a metal into which a connection post 16 can be pressed to form an electrical connection between the connection post 16 and the backplane contact pad 22. In this arrangement, the backplane contact pad 22 can plastically deform and flow under mechanical pressure to provide a good electrical connection between the connection post 16 and the backplane contact pad 22.
In another embodiment of the present invention, the connection posts 16 can include a soft metal and the backplane contact pads 22 include a high elastic modulus metal. In this arrangement, the connection posts 16 can plastically deform and flow under mechanical pressure to provide a good electrical connection between the connection post 16 and the backplane contact pads 22.
If an optional adhesive layer is formed on the destination substrate 20, the connection posts 16 can be driven through the adhesive layer to form an electrical connection with the backplane contact pads 22 beneath the adhesive layer. The adhesive layer can be cured to more firmly adhere the components 10 to the destination substrate 20 and maintain a robust electrical connection between the connection posts 16 and backplane contact pads 22 in the presence of mechanical stress. The adhesive layer can undergo some shrinkage during the curing process that can further strengthen the electrical connectivity and adhesion between the connection post 16 and the backplane contact pads 22.
As shown in
In alternative embodiments of the present invention, the connection posts 16 of the components 10 are in contact with, are embedded in, or pierce the backplane contact pads 22 of the destination substrate 20.
As noted above with reference to
In another embodiment, the backplane contact pads are coated with an optional polymer layer that can extend over the destination substrate (for example as shown in
As shown in
Referring next to
The pillars 32 of the stamp are pressed against corresponding components 10 into the release layer to adhere the components 10 to the pillars 32 to transfer the pressed components 10 from the source wafer to the stamp pillars 32 in step 110. By pressing the stamp against the components 10, the tethers are broken and the components 10 are adhered to the pillars 32, for example by van der Waal's forces. The stamp is removed from the source wafer, leaving the components 10 adhered to the pillars 32. In some embodiments of the present invention, the pillars 32 have a planar dimension, for example a width, smaller than the distance D2 between the connection posts 10 on the components 10. Thus, the pillars 32 of the stamp fit between the connection posts 16 to make intimate contact with the surface of the components 10 to enhance the adhesive effect of the van der Waal's forces and improve adhesion between the components 10 and the pillars 32. If the pillars 32 were located over the connection posts 16, the connection posts 16 would form a standoff between the process side 40 of the components 10 and the pillars 32, greatly decreasing the attractive force of the van der Waal's force between the components 10 and the pillars 32.
Referring again to step 104 of
In step 120, the components 10 adhered to the pillars 32 of the stamp are brought into contact with the pillars 32 of the transfer stamp 30. Because the area of the pillars 32 of the transfer stamp 30 is larger than the area of the pillars 32 of the stamp, the van der Waal's forces between the components 10 and the pillars 32 of the transfer stamp 30 is greater than the van der Waal's forces between the components 10 and the pillars 32 of the stamp. Therefore, the components 10 will transfer to the pillars 32 of the transfer stamp 30 when the stamp is removed leaving the components 10 adhered to the pillars 32 of the transfer stamp 30. If the pillars 32 of the stamp and transfer stamp 30 are made of different material, the pillars 32 of the transfer stamp 30 should have a surface area sufficient to transfer the components 10 to the pillars 32 of the transfer stamp 30 from the pillars 32 of the stamp. If the pillars 32 of the transfer stamp 30 form a vacuum collet, the vacuum collet must be small enough to contact single components 10 and the vacuum must be strong enough to remove the contacted single component 10 from the pillars 32 of the stamp and transfer it to the pillars 32 of the transfer stamp 30.
The stamp can have more pillars 32 than the transfer stamp 30 has. Thus, not all of the components 10 on the pillars 32 of the stamp will transfer to the pillars 32 of the transfer stamp 30. The transfer stamp 30 can be laterally translated with respect to the stamp to sequentially transfer subsets of the components 10 from the pillars 32 of the stamp to the pillars 32 of the transfer stamp 30. Since the pillars 32 of the stamp are spatially aligned to the components 10 on the source wafer, to enable a sparser distribution of components 10 on the transfer stamp 30, the transfer stamp 30 can have fewer pillars 32 than the stamp so as to spatially distribute the components 10 farther apart.
The transfer stamp 30 can include pillars 32 that form vacuum collets. By applying a vacuum (or partial vacuum) to the vacuum collets, the components 10 can be transferred to the transfer stamp 30. The transfer stamp 30 is aligned with the stamp, vacuum is applied to the vacuum collets, and the transfer stamp 30 is removed from the stamp, leaving the components 10 adhered to the pillars 32 of the transfer stamp 30.
The spatial distribution of the components 10 is a matter of design choice for the end product desired. In one embodiment of the present invention, all of the components 10 in a source wafer array are transferred to the stamp. In another embodiment, a subset of the components 10 in the source wafer array is transferred. Similarly, in some embodiments of the present invention, all of the components 10 on the pillars 32 of the stamp array are transferred to the pillars 32 of the transfer stamp 30. In another embodiment, a subset of the components 10 on the pillars 32 of the stamp are transferred to the pillars 32 of the transfer stamp 30. By varying the number and arrangement of pillars 32 on the stamp and transfer stamps 30, the distribution of components 10 on the pillars 32 of the transfer stamp 30 can be likewise varied, as can the distribution of the components 10 on the destination substrate 20.
In a further embodiment of the present invention, referring to step 106 of
The adhesion between the components 10 and the receiving side of the destination substrate 20 should be greater than the adhesion between the components 10 and the pillars 32 of the transfer stamp 30. As such, when the transfer stamp 30 is removed from the receiving side of the destination substrate 20, the components 10 adhere more strongly to the destination substrate 20 than to the transfer stamp 30, thereby transferring the components 10 from the transfer stamp 30 to the receiving side of the destination substrate 20.
The transfer stamp 30 is then removed leaving the components 10 adhered to the destination substrate 20. An optional heat treatment in step 150 can solder or weld the connection posts 16 of the components 10 to the backplane contact pads 22 of the destination substrate 20. Thus, in a further method of the present invention, the backplane contact pads 22 (or connection posts 16) are heated, causing the backplane contact pad metal to reflow and improve adhesion between the components 10 and the destination substrate 20 and improve the electrical connection to the connection posts 16.
Thus, referring next to
A stamp having a plurality of pillars 32 formed thereon is spatially aligned to the components 10. Each pillar 32 of the stamp has a first area. The pillars 32 of the stamp are pressed against corresponding components 10 to adhere the components 10 to the pillars 32 of the stamp. A transfer stamp 30 having a plurality of pillars 32 is spatially aligned to the pillars 32 of the stamp. Each pillar 32 of the transfer stamp 30 has a second area greater than the first area. The pillars 32 of the transfer stamp 30 are pressed against corresponding components 10 on the pillars 32 of the stamp to adhere the components 10 to the pillars 32 of the transfer stamp 30. The components 10 are aligned with and then pressed against the destination substrate 20 to adhere the components 10 to the destination substrate 20.
In an additional embodiment of the present invention, referring to
In yet another embodiment of the present invention, an electronically active substrate includes a destination substrate 20 having a plurality of backplane contact pads 22. The backplane contact pads 22 have a surface. A plurality of components 10 are distributed over the destination substrate 20. Each component 10 includes a component substrate, for example a semiconductor substrate, different from the destination substrate 20, for example a printed circuit board resin or epoxy substrate. Each component 10 has a circuit 14 and connection posts 16 formed on a process side 40 of the component substrate. The connection posts 16 have a base width and a height that is greater than the base width. The connection posts 16 are in electrical contact with the circuit 14 and the backplane contact pads 22. The connection posts 16 are in contact with, embedded in, or driven through the surface of the backplane contact pads 22 into the backplane contact pads 22 to electrically connect the connection posts 16 to the backplane contact pads 22.
In another embodiment, an adhesive layer 18 is formed over the destination substrate 20 between the active components 10 and the destination substrate 20 (see also
Referring next to
A material layer, for example an insulating layer such as a first dielectric layer 64, for example an inorganic dielectric such as silicon dioxide or silicon nitride, or an organic insulator such as a polymer or a curable polymer, resin or epoxy is coated over the patterned layer of conductive material (including the connection posts 16) and the forming substrate 62 (
The printable component is then defined, for example by etching the first dielectric layer 64 (for example using an anisotropic etch, an aqueous base etchant, KOH, or TMAH) to form a release layer and anchors in the forming substrate 60 connected by tethers to the printable component. In one embodiment, second or third dielectric layers are provided to facilitate the definition of the printable component, the anchors, and the tethers. Referring to
In a further embodiment of the present invention, a stamp 80 is used to release the printable component from the forming substrate 60 as part of a micro transfer print process, as shown in
In a further embodiment of the present invention, the component is a light-emitting component that emits light. In one arrangement, the light is emitted in a direction opposite to the connection posts 16. In a further embodiment, the chiplet 70 is covered with a second dielectric layer (e.g., second dielectric layer 66). The second dielectric layer 66 can be transparent to visible light or to the frequencies of light emitted by the light emitter and the light can be emitted through the second dielectric layer 66.
Referring next to
Referring also to
As shown in
As shown in
According to one embodiment of the present invention, the source wafer can be provided with components 10 and component contact pads 12 and connection posts 16 already formed on the process side 40 of the source wafer. Alternatively, an unprocessed source wafer can be provided and the components 10 formed on the process side 40 of the source wafer. An unprocessed source wafer is a substrate that does not yet include components 10. The unprocessed source wafer can have other processing steps completed, for example, cleaning, deposition of material layers, or heat or chemical treatments, as are used in the photo-lithographic arts. Components 10 are formed, for example using photo-lithographic processes including forming masks over the source wafer, etching materials, removing masks, and depositing materials. Such processes are used in the photo-lithographic arts. Using such processes, components 10 are formed on or in the process side 40 of the source wafer.
Components 10 can be small electronic integrated circuits, for example, having a size of about 5 microns to about 5000 microns in a dimension. The electronic circuits can include semiconductor materials (for example inorganic materials such as silicon or gallium arsenide, or inorganic materials) having various structures, including crystalline, microcrystalline, polycrystalline, or amorphous structures. In another embodiment, the components 10 are passive, for example including a conductor that, when used in a printed structure 50 serves to electrically connect one conductor (e.g., a backplane contact pad 22) to another, forming a jumper. The components 10 can also include insulating layers and structures such as silicon dioxide, nitride, and passivation layers and conductive layers or structures including wires 13 made of aluminum, titanium, silver, or gold that foam an electronic circuit. Connection posts 16 or component contact pads 12 can be formed of metals such as aluminum or polysilicon semiconductors and can be located on the process side 40 of the components 10. Methods and materials for making component 10 electronic circuits are used in the integrated circuit arts. Large numbers of such small integrated circuits are formed on a single source wafer. The components 10 are typically packed as closely as possible to use the surface area of the source wafer as efficiently as possible.
In some embodiments, the components 10 are small integrated circuits formed in a semiconductor wafer, for example gallium arsenide or silicon, which can have a crystalline structure. Processing technologies for these materials typically employ high heat and reactive chemicals. However, by employing transfer technologies that do not stress the component 10 or substrate materials, more benign environmental conditions can be used compared to thin-film manufacturing processes. Thus, the present invention has an advantage in that flexible substrates, such as polymeric substrates, that are intolerant of extreme processing conditions (e.g. heat, chemical, or mechanical processes) can be employed for the destination substrates 20. Furthermore, it has been demonstrated that crystalline silicon substrates have strong mechanical properties and, in small sizes, can be relatively flexible and tolerant of mechanical stress. This is particularly true for substrates having 5-micron, 10-micron, 20-micron, 50-micron, or even 100-micron thicknesses. Alternatively, the components 10 can be formed in a microcrystalline, polycrystalline, or amorphous semiconductor layer.
The components 10 can be constructed using foundry fabrication processes used in the art. Layers of materials can be used, including materials such as metals, oxides, nitrides and other materials used in the integrated-circuit art. Each component 10 can be a complete semiconductor integrated circuit and can include, for example, transistors. The components 10 can have different sizes, for example, 1000 square microns or 10,000 square microns, 100,000 square microns, or 1 square mm, or larger, and can have variable aspect ratios, for example 1:1, 2:1, 5:1, or 10:1. The components 10 can be rectangular or can have other shapes.
Embodiments of the present invention provide advantages over other printing methods described in the prior art. By employing connection posts 16 on components 10 and a printing method that provides components 10 on a destination substrate 20 with the process side 40 and connection posts 16 adjacent to the destination substrate 20, a low-cost method for printing chiplets in large quantities over a destination substrate 20 is provided. Furthermore, additional process steps for electrically connecting the components 10 to the destination substrate 20 are obviated.
The source wafer and components 10, stamp, transfer stamp 30, and destination substrate 20 can be made separately and at different times or in different temporal orders or locations and provided in various process states.
The method of the present invention can be iteratively applied to a single or multiple destination substrates 20. By repeatedly transferring sub-arrays of components 10 from a transfer stamp 30 to a destination substrate 20 and relatively moving the transfer stamp 30 and destination substrates 20 between stamping operations by a distance equal to the spacing of the selected components 10 in the transferred sub-array between each transfer of components 10, an array of components 10 formed at a high density on a source wafer can be transferred to a destination substrate 20 at a much lower density. In practice, the source wafer is likely to be expensive, and forming components 10 with a high density on the source wafer will reduce the cost of the components 10, especially as compared to forming components on the destination substrate 20. Transferring the components 10 to a lower-density destination substrate 20 can be used, for example, if the components 10 manage elements distributed over the destination substrate 20, for example in a display, digital radiographic plate, or photovoltaic system.
In particular, in the case wherein the active component 10 is an integrated circuit formed in a crystalline semiconductor material, the integrated circuit substrate provides sufficient cohesion, strength, and flexibility that it can adhere to the destination substrate 20 without breaking as the transfer stamp 30 is removed.
In comparison to thin-film manufacturing methods, using densely populated source substrates wafers and transferring components 10 to a destination substrate 20 that requires only a sparse array of components 10 located thereon does not waste or require active layer material on a destination substrate 20. The present invention can also be used in transferring components 10 made with crystalline semiconductor materials that have higher performance than thin-film active components. Furthermore, the flatness, smoothness, chemical stability, and heat stability requirements for a destination substrate 20 used in embodiments of the present invention may be reduced because the adhesion and transfer process is not substantially limited by the material properties of the destination substrate 20. Manufacturing and material costs may be reduced because of high utilization rates of more expensive materials (e.g., the source substrate) and reduced material and processing requirements for the destination substrate 20.
As is understood by those skilled in the art, the terms “over” and “under” are relative terms and can be interchanged in reference to different orientations of the layers, elements, and substrates included in the present invention. For example, a first layer on a second layer, in some implementations means a first layer directly on and in contact with a second layer. In other implementations a first layer on a second layer includes a first layer and a second layer with another layer therebetween.
Having described certain implementations of embodiments, it will now become apparent to one of skill in the art that other implementations incorporating the concepts of the disclosure may be used. Therefore, the disclosure should not be limited to certain implementations, but rather should be limited only by the spirit and scope of the following claims.
Throughout the description, where apparatus and systems are described as having, including, or comprising specific components, or where processes and methods are described as having, including, or comprising specific steps, it is contemplated that, additionally, there are apparatus, and systems of the disclosed technology that consist essentially of, or consist of, the recited components, and that there are processes and methods according to the disclosed technology that consist essentially of, or consist of, the recited processing steps.
It should be understood that the order of steps or order for performing certain action is immaterial so long as the disclosed technology remains operable. Moreover, two or more steps or actions in some circumstances can be conducted simultaneously. The invention has been described in detail with particular reference to certain embodiments thereof, but it will be understood that variations and modifications can be effected within the spirit and scope of the invention.
This application is a continuation of U.S. patent application Ser. No. 16/543,015, filed on Aug. 16, 2019, entitled Chiplets with Connection Posts, which is a division of U.S. patent application Ser. No. 14/822,864, filed on Aug. 10, 2015, entitled Chiplets with Connection Posts, the disclosure of each of which is hereby incorporated by reference in its entirety. Reference is made to U.S. Pat. No. 8,889,485, entitled Methods for Surface Attachment of Flipped Active Components by Christopher Bower, the disclosure of which is incorporated herein by reference in its entirety.
| Number | Name | Date | Kind |
|---|---|---|---|
| 3379937 | Shepherd | Apr 1968 | A |
| 3767397 | Akiyama | Oct 1973 | A |
| 3916515 | Walsh et al. | Nov 1975 | A |
| 3931454 | Sprengling | Jan 1976 | A |
| 4617730 | Geldermans | Oct 1986 | A |
| 4912545 | Go | Mar 1990 | A |
| 4934267 | Hashimoto et al. | Jun 1990 | A |
| 4940181 | Juskey, Jr. | Jul 1990 | A |
| 4960181 | Marin et al. | Oct 1990 | A |
| 5071636 | Yamauchi et al. | Dec 1991 | A |
| 5172303 | Bernardoni | Dec 1992 | A |
| 5196726 | Nishiguchi | Mar 1993 | A |
| 5214308 | Nishiguchi | May 1993 | A |
| 5288235 | Sobhani | Feb 1994 | A |
| 5326412 | Schreiber et al. | Jul 1994 | A |
| 5329423 | Scholz | Jul 1994 | A |
| 5342207 | Sobhani | Aug 1994 | A |
| 5354205 | Feigenbaum | Oct 1994 | A |
| 5376825 | Tukamoto | Dec 1994 | A |
| 5388577 | Hubbard | Feb 1995 | A |
| 5459158 | Moore et al. | Oct 1995 | A |
| 5525065 | Sobhani | Jun 1996 | A |
| 5550066 | Tang et al. | Aug 1996 | A |
| 5556808 | Williams et al. | Sep 1996 | A |
| 5557149 | Richards et al. | Sep 1996 | A |
| 5621555 | Park | Apr 1997 | A |
| 5666272 | Moore | Sep 1997 | A |
| 5815303 | Berlin | Sep 1998 | A |
| 5831832 | Gillette | Nov 1998 | A |
| 5842273 | Schar | Dec 1998 | A |
| 5929521 | Wark et al. | Jul 1999 | A |
| 5938455 | Glovatsky | Aug 1999 | A |
| 6025730 | Akram et al. | Feb 2000 | A |
| 6042391 | Bodo | Mar 2000 | A |
| 6051489 | Young et al. | Apr 2000 | A |
| 6114221 | Tonti | Sep 2000 | A |
| 6172423 | Lee | Jan 2001 | B1 |
| 6180239 | Whitesides et al. | Jan 2001 | B1 |
| 6245594 | Wu | Jun 2001 | B1 |
| 6277222 | Morimoto | Aug 2001 | B2 |
| 6277669 | Kung et al. | Aug 2001 | B1 |
| 6278242 | Cok et al. | Aug 2001 | B1 |
| 6400021 | Cho | Jun 2002 | B1 |
| 6448108 | Lin | Sep 2002 | B1 |
| 6544813 | Lin | Apr 2003 | B1 |
| 6555408 | Jacobsen et al. | Apr 2003 | B1 |
| 6577367 | Kim | Jun 2003 | B2 |
| 6643434 | Cayrefourcq | Nov 2003 | B2 |
| 6717263 | Sawai et al. | Apr 2004 | B2 |
| 6717560 | Cok et al. | Apr 2004 | B2 |
| 6756576 | McElroy et al. | Jun 2004 | B1 |
| 6768195 | Drost | Jul 2004 | B2 |
| 6781224 | Yoneda | Aug 2004 | B2 |
| 6841853 | Yamada | Jan 2005 | B2 |
| 6871224 | Chu et al. | Mar 2005 | B1 |
| 6900076 | Komiyama et al. | May 2005 | B2 |
| 6933532 | Arnold et al. | Aug 2005 | B2 |
| 6964881 | Chua et al. | Nov 2005 | B2 |
| 6969624 | Iwafuchi et al. | Nov 2005 | B2 |
| 6972495 | Fjelstad | Dec 2005 | B2 |
| 6974711 | Yanagisawa et al. | Dec 2005 | B2 |
| 6998644 | Boling et al. | Feb 2006 | B1 |
| 7102241 | Tao | Sep 2006 | B2 |
| 7109063 | Jiang | Sep 2006 | B2 |
| 7115495 | Wark et al. | Oct 2006 | B2 |
| 7127810 | Kasuga et al. | Oct 2006 | B2 |
| 7129457 | McElroy et al. | Oct 2006 | B2 |
| 7195733 | Rogers et al. | Mar 2007 | B2 |
| 7202677 | Pedersen | Apr 2007 | B2 |
| 7259391 | Liu et al. | Aug 2007 | B2 |
| 7288753 | Cok | Oct 2007 | B2 |
| 7354801 | Sugiyama et al. | Apr 2008 | B2 |
| 7380007 | Bu et al. | May 2008 | B1 |
| 7427557 | Rinne | Sep 2008 | B2 |
| 7453157 | Haba et al. | Nov 2008 | B2 |
| 7473586 | Lo et al. | Jan 2009 | B1 |
| 7521292 | Rogers et al. | Apr 2009 | B2 |
| 7534652 | Haba et al. | May 2009 | B2 |
| 7557367 | Rogers et al. | Jul 2009 | B2 |
| 7586497 | Boroson et al. | Sep 2009 | B2 |
| 7605053 | Couillard et al. | Oct 2009 | B2 |
| 7622367 | Nuzzo et al. | Nov 2009 | B1 |
| 7635611 | Jiang | Dec 2009 | B2 |
| 7662545 | Nuzzo et al. | Feb 2010 | B2 |
| 7667335 | Lin et al. | Feb 2010 | B2 |
| 7691656 | Bader et al. | Apr 2010 | B2 |
| 7704684 | Rogers et al. | Apr 2010 | B2 |
| 7749887 | Lee | Jul 2010 | B2 |
| 7799699 | Nuzzo et al. | Sep 2010 | B2 |
| 7816856 | Cok et al. | Oct 2010 | B2 |
| 7893533 | Saito | Feb 2011 | B2 |
| 7893612 | Cok | Feb 2011 | B2 |
| 7927976 | Menard | Apr 2011 | B2 |
| 7932123 | Rogers et al. | Apr 2011 | B2 |
| 7943491 | Nuzzo et al. | May 2011 | B2 |
| 7972875 | Rogers et al. | Jul 2011 | B2 |
| 7977789 | Park | Jul 2011 | B2 |
| 7982296 | Nuzzo et al. | Jul 2011 | B2 |
| 7999454 | Winters et al. | Aug 2011 | B2 |
| 8008182 | Asakawa | Aug 2011 | B2 |
| 8021907 | Pagaila et al. | Sep 2011 | B2 |
| 8029139 | Ellinger et al. | Oct 2011 | B2 |
| 8035226 | Wilcoxen et al. | Oct 2011 | B1 |
| 8039847 | Nuzzo et al. | Oct 2011 | B2 |
| 8110425 | Yun | Feb 2012 | B2 |
| 8124459 | Yoon et al. | Feb 2012 | B2 |
| 8198621 | Rogers et al. | Jun 2012 | B2 |
| 8207547 | Lin | Jun 2012 | B2 |
| 8261660 | Menard | Sep 2012 | B2 |
| 8334545 | Levermore et al. | Dec 2012 | B2 |
| 8344495 | Camacho et al. | Jan 2013 | B2 |
| 8394706 | Nuzzo et al. | Mar 2013 | B2 |
| 8440546 | Nuzzo et al. | May 2013 | B2 |
| 8449285 | McGeehan | May 2013 | B2 |
| 8470701 | Rogers et al. | Jun 2013 | B2 |
| 8502192 | Kwak et al. | Aug 2013 | B2 |
| 8506867 | Menard | Aug 2013 | B2 |
| 8530351 | Nakamura | Sep 2013 | B2 |
| 8558243 | Bibl et al. | Oct 2013 | B2 |
| 8664699 | Nuzzo et al. | Mar 2014 | B2 |
| 8669173 | Lee | Mar 2014 | B2 |
| 8685764 | Chu et al. | Apr 2014 | B2 |
| 8686447 | Tomoda et al. | Apr 2014 | B2 |
| 8722458 | Rogers et al. | May 2014 | B2 |
| 8754396 | Rogers et al. | Jun 2014 | B2 |
| 8766970 | Chien et al. | Jul 2014 | B2 |
| 8791474 | Bibl et al. | Jul 2014 | B1 |
| 8794501 | Bibl et al. | Aug 2014 | B2 |
| 8803857 | Cok | Aug 2014 | B2 |
| 8809672 | Chuang et al. | Aug 2014 | B2 |
| 8817369 | Daiku | Aug 2014 | B2 |
| 8835940 | Hu et al. | Sep 2014 | B2 |
| 8854294 | Sakariya | Oct 2014 | B2 |
| 8865489 | Rogers et al. | Oct 2014 | B2 |
| 8871547 | Chu et al. | Oct 2014 | B2 |
| 8877648 | Bower et al. | Nov 2014 | B2 |
| 8889485 | Bower | Nov 2014 | B2 |
| 8890315 | Choi et al. | Nov 2014 | B2 |
| 8895406 | Rogers et al. | Nov 2014 | B2 |
| 8934259 | Bower et al. | Jan 2015 | B2 |
| 8941194 | Lo et al. | Jan 2015 | B1 |
| 8941215 | Hu et al. | Jan 2015 | B2 |
| 8963326 | Bao et al. | Feb 2015 | B2 |
| 8987765 | Bibl et al. | Mar 2015 | B2 |
| 9006031 | Camacho et al. | Apr 2015 | B2 |
| 9082910 | Lee et al. | Jul 2015 | B2 |
| 9105714 | Hu et al. | Aug 2015 | B2 |
| 9111464 | Bibl et al. | Aug 2015 | B2 |
| 9139425 | Vestyck | Sep 2015 | B2 |
| 9153171 | Sakariya et al. | Oct 2015 | B2 |
| 9161448 | Menard et al. | Oct 2015 | B2 |
| 9166114 | Hu et al. | Oct 2015 | B2 |
| 9178123 | Sakariya et al. | Nov 2015 | B2 |
| 9209112 | Imai | Dec 2015 | B2 |
| 9214410 | Kim | Dec 2015 | B2 |
| 9217541 | Bathurst et al. | Dec 2015 | B2 |
| 9219016 | Lin et al. | Dec 2015 | B2 |
| 9224680 | Chen et al. | Dec 2015 | B2 |
| 9238309 | King et al. | Jan 2016 | B2 |
| 9240397 | Bibl et al. | Jan 2016 | B2 |
| 9252094 | Choi et al. | Feb 2016 | B2 |
| 9252375 | Bibl et al. | Feb 2016 | B2 |
| 9307652 | Bower | Apr 2016 | B2 |
| 9358775 | Bower et al. | Jun 2016 | B2 |
| 9367094 | Bibl et al. | Jun 2016 | B2 |
| 9368683 | Meitl et al. | Jun 2016 | B1 |
| 9391040 | Dang et al. | Jul 2016 | B2 |
| 9401344 | Bower et al. | Jul 2016 | B2 |
| 9412727 | Menard et al. | Aug 2016 | B2 |
| 9478583 | Hu et al. | Oct 2016 | B2 |
| 9484504 | Bibl et al. | Nov 2016 | B2 |
| 9508666 | Yu et al. | Nov 2016 | B2 |
| 9520537 | Bower et al. | Dec 2016 | B2 |
| 9550353 | Bower et al. | Jan 2017 | B2 |
| 9555644 | Rogers et al. | Jan 2017 | B2 |
| 9583533 | Hu et al. | Feb 2017 | B2 |
| 9601356 | Bower et al. | Mar 2017 | B2 |
| 9607958 | Lin et al. | Mar 2017 | B2 |
| 9640509 | Yang | May 2017 | B1 |
| 9640715 | Bower et al. | May 2017 | B2 |
| 9704821 | Meitl et al. | Jul 2017 | B2 |
| 9716082 | Bower et al. | Jul 2017 | B2 |
| 9761754 | Bower et al. | Sep 2017 | B2 |
| 9865832 | Bibl et al. | Jan 2018 | B2 |
| 10103069 | Bower et al. | Oct 2018 | B2 |
| 10468391 | Cok. | Nov 2019 | B2 |
| 10750614 | Haba et al. | Aug 2020 | B2 |
| 10777521 | Meitl et al. | Sep 2020 | B2 |
| 10796971 | Cok et al. | Oct 2020 | B2 |
| 11064609 | Cok | Jul 2021 | B2 |
| 20010003296 | Morimoto et al. | Jun 2001 | A1 |
| 20020050220 | Schueller et al. | May 2002 | A1 |
| 20030017712 | Brendel | Jan 2003 | A1 |
| 20030027083 | Fuller et al. | Feb 2003 | A1 |
| 20030183947 | Ohuchi | Oct 2003 | A1 |
| 20030222353 | Yamada | Dec 2003 | A1 |
| 20040043533 | Chua et al. | Mar 2004 | A1 |
| 20040192041 | Jeong et al. | Sep 2004 | A1 |
| 20040259290 | Brintzinger et al. | Dec 2004 | A1 |
| 20050181655 | Haba et al. | Aug 2005 | A1 |
| 20050202595 | Yonehara et al. | Sep 2005 | A1 |
| 20050285246 | Haba et al. | Dec 2005 | A1 |
| 20060051900 | Shizuno | Mar 2006 | A1 |
| 20060063309 | Sugiyama et al. | Mar 2006 | A1 |
| 20070018321 | Hiatt et al. | Jan 2007 | A1 |
| 20070075423 | Ke et al. | Apr 2007 | A1 |
| 20070080464 | Goebel et al. | Apr 2007 | A1 |
| 20070085102 | Orita | Apr 2007 | A1 |
| 20070088906 | Mizushima et al. | Apr 2007 | A1 |
| 20070120268 | Irsigler et al. | May 2007 | A1 |
| 20070145550 | Haba et al. | Jun 2007 | A1 |
| 20080067663 | Kang et al. | Mar 2008 | A1 |
| 20080108171 | Rogers et al. | May 2008 | A1 |
| 20080111146 | Nakamura et al. | May 2008 | A1 |
| 20080131822 | Liao et al. | Jun 2008 | A1 |
| 20080150121 | Oganesian et al. | Jun 2008 | A1 |
| 20080164575 | Ikeda et al. | Jul 2008 | A1 |
| 20080185705 | Osborn et al. | Aug 2008 | A1 |
| 20080202365 | Schneider et al. | Aug 2008 | A1 |
| 20090014205 | Kobayashi et al. | Jan 2009 | A1 |
| 20090020870 | Watanabe et al. | Jan 2009 | A1 |
| 20090065773 | Ishikawa et al. | Mar 2009 | A1 |
| 20090133914 | Dellmann et al. | May 2009 | A1 |
| 20090146303 | Kwon | Jun 2009 | A1 |
| 20090199960 | Nuzzo et al. | Aug 2009 | A1 |
| 20090229861 | Hando et al. | Sep 2009 | A1 |
| 20090283903 | Park | Nov 2009 | A1 |
| 20090301771 | Ochi et al. | Dec 2009 | A1 |
| 20100006876 | Moteki et al. | Jan 2010 | A1 |
| 20100062098 | Ando et al. | Mar 2010 | A1 |
| 20100096175 | Ishimatsu et al. | Apr 2010 | A1 |
| 20100123134 | Nagata | May 2010 | A1 |
| 20100123268 | Menard | May 2010 | A1 |
| 20100147567 | Hino et al. | Jun 2010 | A1 |
| 20100155989 | Ishii et al. | Jun 2010 | A1 |
| 20100190293 | Maeda et al. | Jul 2010 | A1 |
| 20100248484 | Bower et al. | Sep 2010 | A1 |
| 20100265440 | French et al. | Oct 2010 | A1 |
| 20100289115 | Akiyama et al. | Nov 2010 | A1 |
| 20100308008 | Zhu et al. | Dec 2010 | A1 |
| 20100313241 | Lee et al. | Dec 2010 | A1 |
| 20110140271 | Daubenspeck et al. | Jun 2011 | A1 |
| 20110182805 | DeSimone et al. | Jul 2011 | A1 |
| 20110219973 | Gullentops et al. | Sep 2011 | A1 |
| 20110266670 | England et al. | Nov 2011 | A1 |
| 20120000379 | Greener et al. | Jan 2012 | A1 |
| 20120043130 | Rathburn | Feb 2012 | A1 |
| 20120074532 | Shih et al. | Mar 2012 | A1 |
| 20120104624 | Choi et al. | May 2012 | A1 |
| 20120118939 | Kusanagi et al. | May 2012 | A1 |
| 20120126229 | Bower | May 2012 | A1 |
| 20120168776 | Nakamura et al. | Jul 2012 | A1 |
| 20120206421 | Cok et al. | Aug 2012 | A1 |
| 20120228669 | Bower et al. | Sep 2012 | A1 |
| 20120256346 | Ogino et al. | Oct 2012 | A1 |
| 20120281379 | Shimada | Nov 2012 | A1 |
| 20120306073 | Yu et al. | Dec 2012 | A1 |
| 20120313241 | Bower | Dec 2012 | A1 |
| 20120314388 | Bower et al. | Dec 2012 | A1 |
| 20120321738 | Ishii et al. | Dec 2012 | A1 |
| 20120328728 | Nakatsuka et al. | Dec 2012 | A1 |
| 20130068720 | Taniguchi | Mar 2013 | A1 |
| 20130069275 | Menard et al. | Mar 2013 | A1 |
| 20130077272 | Lin et al. | Mar 2013 | A1 |
| 20130078576 | Wu et al. | Mar 2013 | A1 |
| 20130088416 | Smith et al. | Apr 2013 | A1 |
| 20130119536 | Hada et al. | May 2013 | A1 |
| 20130196474 | Meitl et al. | Aug 2013 | A1 |
| 20130207964 | Fleck et al. | Aug 2013 | A1 |
| 20130221355 | Bower et al. | Aug 2013 | A1 |
| 20130228897 | Chen et al. | Sep 2013 | A1 |
| 20130273695 | Menard et al. | Oct 2013 | A1 |
| 20130309792 | Tischler et al. | Nov 2013 | A1 |
| 20130333094 | Rogers et al. | Dec 2013 | A1 |
| 20130337608 | Kotani et al. | Dec 2013 | A1 |
| 20140015124 | Fay et al. | Jan 2014 | A1 |
| 20140084450 | Nielson et al. | Mar 2014 | A1 |
| 20140084482 | Hu et al. | Mar 2014 | A1 |
| 20140094878 | Gossler et al. | Apr 2014 | A1 |
| 20140104243 | Sakariya et al. | Apr 2014 | A1 |
| 20140159064 | Sakariya et al. | Jun 2014 | A1 |
| 20140159065 | Hu et al. | Jun 2014 | A1 |
| 20140159066 | Hu et al. | Jun 2014 | A1 |
| 20140182912 | Lin et al. | Jul 2014 | A1 |
| 20140252604 | Motoyoshi | Sep 2014 | A1 |
| 20140264763 | Meitl et al. | Sep 2014 | A1 |
| 20140267683 | Bibl et al. | Sep 2014 | A1 |
| 20140327132 | Zhang et al. | Nov 2014 | A1 |
| 20140340900 | Bathurst et al. | Nov 2014 | A1 |
| 20140367633 | Bibl et al. | Dec 2014 | A1 |
| 20150028473 | Kim et al. | Jan 2015 | A1 |
| 20150102807 | Eckinger et al. | Apr 2015 | A1 |
| 20150135525 | Bower | May 2015 | A1 |
| 20150137153 | Bibl et al. | May 2015 | A1 |
| 20150163906 | Bower et al. | Jun 2015 | A1 |
| 20150318328 | Bibl et al. | Nov 2015 | A1 |
| 20150348926 | Bower | Dec 2015 | A1 |
| 20150371874 | Bower et al. | Dec 2015 | A1 |
| 20160016399 | Bower et al. | Jan 2016 | A1 |
| 20160018094 | Bower et al. | Jan 2016 | A1 |
| 20160020120 | Bower et al. | Jan 2016 | A1 |
| 20160020127 | Bower et al. | Jan 2016 | A1 |
| 20160020130 | Bower et al. | Jan 2016 | A1 |
| 20160020131 | Bower et al. | Jan 2016 | A1 |
| 20160020187 | Okada et al. | Jan 2016 | A1 |
| 20160056223 | Bower et al. | Feb 2016 | A1 |
| 20160093600 | Bower et al. | Mar 2016 | A1 |
| 20160111387 | Dang et al. | Apr 2016 | A1 |
| 20160262268 | Co et al. | Sep 2016 | A1 |
| 20170047303 | Meitl et al. | Feb 2017 | A1 |
| 20170047306 | Meitl et al. | Feb 2017 | A1 |
| 20170154819 | Bower et al. | Jun 2017 | A1 |
| 20170213803 | Bower | Jul 2017 | A1 |
| 20170287789 | Bower et al. | Oct 2017 | A1 |
| 20170338374 | Zou et al. | Nov 2017 | A1 |
| 20200243467 | Prevatte | Jul 2020 | A1 |
| Number | Date | Country |
|---|---|---|
| 0281100 | Jun 1992 | EP |
| H11-142878 | May 1999 | JP |
| 2005 099410 | Apr 2005 | JP |
| WO-2008103931 | Aug 2008 | WO |
| WO-2016012409 | Jan 2016 | WO |
| WO-2017167954 | Oct 2017 | WO |
| Entry |
|---|
| Bower, C. A. et al., Micro-Transfer-Printing: Heterogeneous Integration of Microscale Semiconductor Devises using Elastomer Stamps, IEEE Conference, (2014). |
| Bower, C. A. et al., Transfer Printing: An Approach for Massively Parallel Assembly of Microscale Devices, IEEE, Electronic Components and Technology Conference, 2008, pp. 1105-1109. |
| Cok, R. S. et al., 60.3: AMOLED Displays Using Transfer-Printed Integrated Circuits, Society for Information Display, 10:902-904, (2010). |
| Cok, R. S. et al., AMOLED displays with transfer-printed integrated circuits, Journal of SID, 19(4):335-341, (2011). |
| Feng, X. et al., Competing Fracture in Kinetically Controlled Transfer Printing, Langmuir, 23(25):12555-12560, (2007). |
| Gent, A.N., Adhesion and Strength of Viscoelastic Solids. Is There a Relationship between Adhesion and Bulk Properties, American Chemical Society, Langmuir, 12(19):4492-4496, (1996). |
| Hamer, J. W. et al., 63.2: AMOLED Displays Using Transfer-Printed Integrated Circuits, SID 09 Digest, 40(2):947-950 (2009). |
| Howlader, M. M. R. et al., Nanobonding Technology Toward Electronic, Fluidic, and Photonic Systems Integration, IEEE, Journal of Selected Topics in Quantum Electronics, 17(3):689-703, (2011). |
| Kim, Dae-Hyeong et al., Optimized Structural Designs for Stretchable Silicon Integrated Circuits, Small, 5(24):2841-2847, (2009). |
| Kim, Dae-Hyeong et al., Stretchable and Foldable Silicon Integrated Circuits, Science, 320:507-511, (2008). |
| Kim, S. et al., Microstructural elastomeric surfaces with reversible adhesion and examples of their use in deterministic assembly by transfer printing, PNAS, 107(40):17095-17100 (2010). |
| Kim, T. et al., Kinetically controlled, adhesiveless transfer printing using microstructured stamps, Applied Physics Letters, 94(11):113502-1-113502-3, (2009). |
| Meitl, M. A. et al., Transfer printing by kinetic control of adhesion to an elastomeric stamp, Nature Material, 5:33-38, (2006). |
| Michel, B. et al., Printing meets lithography: Soft approaches to high-resolution patterning, J. Res. & Dev. 45(5):697-708, (2001). |
| Roscher, H., VCSEL Arrays with Redundant Pixel Designs for 10Gbits/s 2-D Space-Parallel MMF Transmission, Annual Report, optoelectronics Department, (2005). |
| Trindade, A.J. et al., Precision transfer printing of ultra-thin AllnGaN micron-size light-emitting diodes, Crown, pp. 217-218, (2012). |
| Yaniv et al., A 640 × 480 Pixel Computer Display Using Pin Diodes with Device Redundancy, 1988 International Display Research Conference, IEEE, CH-2678-1/88:152-154 (1988). |
| Number | Date | Country | |
|---|---|---|---|
| 20200105697 A1 | Apr 2020 | US |
| Number | Date | Country | |
|---|---|---|---|
| Parent | 14822864 | Aug 2015 | US |
| Child | 16543015 | US |
| Number | Date | Country | |
|---|---|---|---|
| Parent | 16543015 | Aug 2019 | US |
| Child | 16702398 | US |
