Onda N. et al., “Hydrogen Plasma Cleaning a Novel Process for IC-Packaging,” p. 311, Worldwide Web Address: Semiconductor Fabtech.com. |
Xu, P. et al., “A Breakthrough in Low-k Barrier/Etch Stop Films for Copper Damascene Applications,” Semiconductor Fabtech, 11thEdition, p. 239 (2000). |
Yoon, Y.-G. et al., 197thMeeting Program Information II, The Electrochemical Society, 197thMeeting -Toronto, Ontario, Canada, May 14-18, 2000, Program Information, L1-rapid Thermal and Other Short-Time Processing Technologies l, electronics Devision/Dielectric Science and Technology Division/High Temperature Materials Division, Monday, Wednesday, May 17, 2000 New Applications of RTP, Co-Chairs: A. Fiory and D.-L Kwong, Time 11:10 Abs#550, Title: developmetn of RTA PRoecess for the Crystallization of a-Si Thim Film-Y.-G. Yoon, T.-K. Kim, K.-B. Kim, J.-Y. Chio, B.-I Lee, and S.-K. Joo (Seoul National Univ.). |
SOI Technology: IBM's Next Advance In Chip Design. |
Baglia, J., Associate Editor, “New Designs and Materials Tackle 1 Gb Memory Challenge,” Semiconductor International, World Wide Web address: semiconductor.net. |
Basceri, C., Ph.D. thesis, “Electrical and Dielectric Properties of (Ba,Sr) TIO3Thin Film Capacitors for Ultra-High Density Dynamic Random Acess Memories”, pp. 13-31, Raleigh, N.C. State University (1997). |
Bursky, D., “Hit Up IEDM For Gigabit and Denser DRAMs and Merged Logic/Memory”, Electronic Design, World Wide Web address: planetee.com, (Dec. 1, 1998). |
Campbell, S.A. et al., “Titanium dioxide (TIO2)-based gate insulators, ”IBM J. Res. Develop.Vol. 43, No. 3, pp. 383-392. (May 1999). |
Fukuzumi, Y. et al., “Liner-Supported cylinder (LSC) Technology to realize Ru/Ta2O5/Ru Capacitor for Future DRAMs,”IEEE, IED 2000, Session 34 (2000). |
Hones, P. et al. “MOCVD of ThinRuthenium Oxide Films: Properties and Growth Kinetics”, Chem., Vap. Deposition, vol. 6, No. 4, pp. 193-198 (2000). |
Inoue, N. et al., “Low thermal-budget fabrication fo sputtered-PZT capacitor on multilevel interconnects for embedded FeRam,” IEEE, IED 2000, Session 34 (2000). |
Integrated Circuit engineering Corporation, Practical Integrated Circuit Fabrication Semicar (1998). |
Jung, D. et al., “A Novel Ir/IrO2/Pt-PTZ-Pt/IrO2/Ir capacitor for a Hightly Reliable Mega-Scale FRAM,” IEEE, IED 2000, Session 34, (2000). |
Kawamoto, Y. et al., “The Outlook for Semiconductor Processes and Manufactruing Technologies in the 0.1-μm Age,” Hitachi Review, vol. 48, No. 6, pp. 334-339 (1999). |
NEC Device Technology International, No. 48, pp. 4-8, (1998). |
Solanki R. et al., “Atomic Layer Deposition of Copper Seed Layers” Electrochemcial and Solid-State Letters, vol. 3, No. 10, pp. 479-480 (2000). |
Sundani et al., Oral presentation fo dual damascene process, slides. |
Ultiainen, M. et al., “Studies of NiO thin film formation by atomic layer epitaxy”, Materials Science & Engineering, vol. B54, pp. 98-103 (1998). |
Ultriainen, M. et al., “Studies of metallic thin film growth in an atomic layer epitaxy reactor using M(acac)2(M=Ni, Cu, Pt) precursors,” Applied Surface Science, vol. 157, pp. 151-158 (2000). |
Winbond News Release, World Wide Web address; windbound.com, Dec. 13, 2000). |
Won, Seok-Jun et al., “Conformal CVD-*Ruthenium Process for MIM Capacitor in Giga-bit DRAMS,” IEEE, IED 2000, Session 34 (2000). |
Yoon, Dong-Soo et al., “Tantalum-ruthenium dioxide as a diffusion barrier between Pt. bottom electrode and TISI2ohmic contact layer for high density capacitors”, Journal of Applied Physics, vol. 86, No. 5, pp. 2544-2549 (1999). |
Yoon, Dong-Soo et al., “Investigation fo RuO2-Incorporated Pt Layer as a Bottom Electrode and Diffusion Barrier for High Epsilon Capacitor Applications”, Electrochemical and Solid-State Letters, vol. 3, No. 8m pp. 373-376 (2000). |