This application is based on and incorporates herein by reference Japanese Patent Application No. 2001-127516, which was filed on Apr. 25, 2001.
The present invention relates to a semiconductor device in which a semiconductor chip generating heat is located between a pair of heat sinks and to a method for manufacturing the device.
A semiconductor chip such as a power IC, which controls a large amount of electric power and current, generates so much heat that a semiconductor device using the chip requires a heat sink to dissipate heat. As shown in
The semiconductor device 1 is molded in a mold 8 that includes a lower mold 8a, an upper mold 8b, and a movable mold 8c, as shown FIG. 7. The movable mold 8c presses the device 1 during the molding to prevent the resin 7 from covering the outer surfaces of the heat sinks 2, 3 while adjusting the pressure applied to the device 1 during molding. Therefore, the structure of the mold 8 is relatively complicated and the production cost of the mold 8 is relatively high. Thus, the production cost of the semiconductor device 1 is relatively high. Although the pressure applied to the device 1 is controlled, the semiconductor chip 4 tends to break during the molding because there is nothing to limit the force the chip 4 receives from the mold 8.
In addition, the outer surfaces of the heat sinks 2, 3 need to be insulated when the completed device 1 is inspected, screened, or assembled into a unit such as an inverter unit. For example, as shown in
Moreover, a coating resin such as polyamide resin is applied to the surface of the heat sinks 2, 3 prior to the molding to create a desired adhesion between the heat sinks 2, 3 and the mold resin 7. However, in the semiconductor device 1, the distance between the heat sinks 2, 3 is in the range between 1 and 2 mm, so it is difficult to apply the coating resin on the inner surfaces of the heat sinks 2, 3. It is also difficult to inspect the coating quality.
The present invention has been made in view of the above problems with an object to provide a semiconductor device that makes it possible to use a mold having a simple structure without damaging a semiconductor chip during molding, makes it unnecessary to insulate both outer surfaces of the heat sinks using dedicated insulating sheets after the device is completed, and makes it easier to apply coating resin on a pair of heat sinks in the manufacturing process of the device.
Insulating sheets, which are made of compressively deformable material, are adhered to the outer surfaces of the heat sinks, and the device is molded in a mold while the sheets are located between the mold and the heat sinks. The sheets are compressively deformed during the molding to prevent the chip from being broken, even if an economical mold having a simple structure is used. The plates are insulated by the sheets to make dedicated insulating sheets unnecessary when the completed device is inspected, screened, or assembled into a unit such as an inverter unit. The coating resin is coated by immersing the chip and the heat sinks in a solution containing the resin to simplify the coating.
The above and other objects, features and advantages of the present invention will become more apparent from the following detailed description made with reference to the accompanying drawings. In the drawings:
As shown in
In this embodiment, the semiconductor chip 12 is a power semiconductor such as an IGBT (Insulated Gate Bipolar Transistor) and a thyristor in the shape of a thin rectangular plate, as shown in FIG. 2A. The lower heat sink 13, the upper heat sink 14, and the heat sink coupler 15 are made of metal having high heat conductivity and electric conductivity, such as copper or aluminum. The lower heat sink 13 and the upper heat sink 14 are connected electrically to a pair of electrodes such as collector and emitter electrodes by the solder 16.
The lower heat sink 13 is a rectangular plate and is integrated with a terminal 13a which is a rectangular plate extending rearward in FIG. 2A. The heat sink coupler 15 is a rectangular plate and is a little smaller in area than the semiconductor chip 12. The upper heat sink 14 is a rectangular plate and is integrated with another terminal 14a, which is a rectangular plate extending rearward in FIG. 2D. The terminals 13a, 14a do not face one another; that is, they are offset from one another as shown in FIG. 2D. The distance between the heat sinks 13, 14 is in the range between 1 and 2 mm.
As shown by a bold line in
The insulating sheets 18 used in this embodiment are made of silicon rubber and have the same thickness and the same surface characteristics. The heat conductivity of the sheets 18 is higher than that of the resin 19.
In general, the heat conducting sheets 18 are made of elastic polymer material that includes a heat conductive filler, and heat conductivity is improved at the expense of elasticity. Therefore, heat conductivity takes priority if one side of the chip is particularly hot. For example, the sheet 18 adhered to the lower heat sink 13 may be given greater conductivity than the upper sheet 18 if the lower heat sink corresponds to a collector electrode, which requires greater cooling.
As shown in
The outward surfaces of the heat sinks 13, 14 are insulated by the sheets 18. Thus, no dedicated heat conducting sheets made of insulating material (like the sheets 10 in
The thickness of the semiconductor device 11, that is, the distance between the outer surfaces of the lower and the upper heat sinks 13 and 14, is nominally determined by the manufacturing method described later. However, the thickness varies due to deviation in various factors such as the size of each member and the flatness and inclination of the heat sinks 13, 14. Assuming that the deviation is 0.1 mm and the sheets 18 are compressively deformable by 15%, the minimum thickness of the sheets 18 is calculated by the following equation.
0.1 mm÷0.15÷2=0.33 mm
Thus, the sheets 18 must have a thickness of at least 0.33 mm. The minimum thickness must to be adjusted in response to the thickness deviation of the semiconductor device 11 on a case-by-case basis.
The semiconductor device 11 is manufactured as shown in
Before the solder foils 24 are fused, the distance between the heat sinks 13 and 14 is greater than the predetermined distance. When the solder foils 24 are fused, the fused solder foils 24 become thinner, because the foils 24 are pressed by the weight 27, and the predetermined distance is retained by the spacer between the heat sinks 13 and 14. The fused foils 24 mechanically and electrically connect the heat sink 13 and the chip 12, the chip 12 and the coupler 15, and the coupler 15 and the heat sink 14. In this embodiment, the solder foils 24 are used. However, instead of the foils 24, solder paste or conductive adhesive may also be used.
Subsequently, the coating resin 17, which is made of polyamide resin, is homogeneously coated on the surfaces of the heat sinks 13, 14, the chip 12, and the heat sink coupler 15 by immersing the soldered stack in polyamide resin solution. In this immersion, the coating resin 17 is also applied to the surfaces of the wires 26 and the lead frames 25a, 25b. Instead of the immersion, the coating may be done by dripping or spraying the resin 17. In that case, it is preferred to insert a nozzle dispensing the resin 17 into the space between the heat sinks 13, 14 and drip or spray the resin 17 from the tip of the nozzle.
In this embodiment, the insulating sheets 18 are adhered to the heat sinks 13, 14 before the resin 17 dries, so no dedicated adhesive is needed. That is, the resin 17 doubles as adhesive. However, the sheet 18 may be adhered using an adhesive that has good heat conductivity after the resin 17 is thoroughly dried.
As shown in
In further embodiments, the insulating sheets may differ in material (m1≠m2), thickness (t1≠t2), and surface characteristics from each other. For example as shown in
Number | Date | Country | Kind |
---|---|---|---|
2001-127516 | Apr 2001 | JP | national |
Number | Name | Date | Kind |
---|---|---|---|
3648121 | Suenaga et al. | Mar 1972 | A |
3818584 | Suenaga et al. | Jun 1974 | A |
4141030 | Eisele et al. | Feb 1979 | A |
4538170 | Yerman | Aug 1985 | A |
4546374 | Olsen et al. | Oct 1985 | A |
4558345 | Dwyer et al. | Dec 1985 | A |
4646129 | Yerman | Feb 1987 | A |
4685987 | Fick | Aug 1987 | A |
4827082 | Horiuchi et al. | May 1989 | A |
4984061 | Matsumoto et al. | Jan 1991 | A |
5229646 | Tsumura | Jul 1993 | A |
5248853 | Ishikawa et al. | Sep 1993 | A |
5311060 | Rostoker et al. | May 1994 | A |
5481137 | Harada et al. | Jan 1996 | A |
5641997 | Ohta et al. | Jun 1997 | A |
5708299 | Teramae et al. | Jan 1998 | A |
5789820 | Yamashita | Aug 1998 | A |
5801445 | Ishihara et al. | Sep 1998 | A |
5886400 | Letterman, Jr. et al. | Mar 1999 | A |
6072240 | Kimura et al. | Jun 2000 | A |
6542365 | Inoue | Apr 2003 | B2 |
20030071348 | Eguchi et al. | Apr 2003 | A1 |
20030106924 | Nobori et al. | Jun 2003 | A1 |
20030132530 | Teshima et al. | Jul 2003 | A1 |
Number | Date | Country |
---|---|---|
2146174 | Apr 1985 | GB |
A-54-40569 | Mar 1979 | JP |
A-54-95183 | Mar 1979 | JP |
S58-34951 | Mar 1983 | JP |
A-59-31042 | Feb 1984 | JP |
B2-59-38734 | Sep 1984 | JP |
A-60-95947 | May 1985 | JP |
A-60-137042 | Jul 1985 | JP |
A-60-235430 | Nov 1985 | JP |
A-61-166051 | Jul 1986 | JP |
A-61-251043 | Nov 1986 | JP |
A-61-265849 | Nov 1986 | JP |
62-2558 | Jan 1987 | JP |
A-62-92349 | Apr 1987 | JP |
A-62-141751 | Jun 1987 | JP |
A-62-287649 | Dec 1987 | JP |
A-63-96946 | Apr 1988 | JP |
A-63-102326 | May 1988 | JP |
A-1-228138 | Sep 1989 | JP |
A-2-117157 | May 1990 | JP |
A-3-20067 | Jan 1991 | JP |
A-4-12555 | Jan 1992 | JP |
A-4-27145 | Jan 1992 | JP |
A-4-103150 | Apr 1992 | JP |
A-4-249353 | Sep 1992 | JP |
A-5-109919 | Apr 1993 | JP |
5-267491 | Oct 1993 | JP |
A-5-283562 | Oct 1993 | JP |
A-6-291223 | Oct 1994 | JP |
A-6-349987 | Dec 1994 | JP |
A-7-38013 | Feb 1995 | JP |
A-7-45765 | Feb 1995 | JP |
A-7-240432 | Sep 1995 | JP |
A-7-273276 | Oct 1995 | JP |
A-8-45874 | Feb 1996 | JP |
A-8-191145 | Jul 1996 | JP |
A-9-148492 | Jun 1997 | JP |
A-11-186469 | Jul 1999 | JP |
A-11-260979 | Sep 1999 | JP |
A-2000-31351 | Jan 2000 | JP |
A-2000-91485 | Mar 2000 | JP |
2000-174180 | Jun 2000 | JP |
2000-294699 | Oct 2000 | JP |
A-2001-118961 | Apr 2001 | JP |
Number | Date | Country | |
---|---|---|---|
20020158333 A1 | Oct 2002 | US |