The present application relates generally to an improved data processing apparatus and method and more specifically to mechanisms for a thermal power plane that delivers power to integrated circuits and constitutes a minimal thermal resistance.
Three-dimensional (3D) integration provides performance improvements for microprocessor architectures through the increased interconnectivity between tiers within the chip stack. However, the electrical off-stack connectivity (signals and power) is still implemented on only one surface of the chip stack and does not scale with the number of tiers. With further scaling of complementary metal-oxide-semiconductor (CMOS) transistors the number of C4s will not be sufficient even for single dies, due to the slow reduction in C4 pitch over time. For 3D chip stacks, this results in sever design constraints and reduces the performance gain possible from vertical integration.
In one embodiment, a three-dimensional (3D) very-large-scale integration (VLSI) device is provided. The 3D VLSI device comprises a processor layer coupled, via a first set of coupling devices, to at least one signaling and input/output (I/O) layer. The 3D VLSI device further comprises a power delivery layer coupled, via a second set of coupling devices, to the processor layer. In the 3D VLSI device, the power delivery layer is dedicated to only delivering power and does not provide data communication signals to the elements of the three-dimensional VLSI device. In the 3D VLSI device, the power delivery layer comprises a plurality of conductors, a plurality of insulating materials, one or more ground planes, and a plurality of through laminate vias (TLVs). In the 3D VLSI device, each TLV in the plurality of TLVs is coupled to one of the plurality of conductors or the one or more ground planes while not being coupled to other ones of the plurality of TLVs. In the 3D VLSI device, the at least one signaling and input/output (I/O) layer is dedicated to only transmitting the data communication signals to and receiving the data communications signals from the processor layer and does not provide power to the elements of the processor layer.
In another illustrative embodiment, a data processing system is provided. The data processing system comprising a processor layer coupled, via a first set of coupling devices, to at least one signaling and input/output (I/O) layer. The data processing system further comprises a power delivery layer coupled, via a second set of coupling devices, to the processor layer. In the data processing system, the power delivery layer is dedicated to only delivering power and does not provide data communication signals to the elements of the three-dimensional VLSI device. In the data processing system, the power delivery layer comprises a plurality of conductors, a plurality of insulating materials, one or more ground planes, and a plurality of through laminate vias (TLVs). In data processing system, each TLV in the plurality of TLVs is coupled to one of the plurality of conductors or the one or more ground planes while not being coupled to other ones of the plurality of TLVs. In the data processing system, the at least one signaling and input/output (I/O) layer is dedicated to only transmitting the data communication signals to and receiving the data communications signals from the processor layer and does not provide power to the elements of the processor layer.
In yet another illustrative embodiment, a method, in a data processing system, is provided for a thermal power plane that delivers power to integrated circuits and constitutes a minimal thermal resistance in a three-dimensional very-large-scale integration (VLSI) device. The illustrative embodiment couples a processor layer to at least one signaling and input/output (I/O) layer using a first set of coupling devices. The illustrative embodiment couples a power delivery layer to the processor layer using a second set of coupling devices. In the illustrative embodiment, the power delivery layer is dedicated to only delivering power and does not provide data communication signals to the elements of the three-dimensional VLSI device. In the illustrative embodiment, the power delivery layer comprises a plurality of conductors, a plurality of insulating materials, one or more ground planes, and a plurality of through laminate vias (TLVs). In the illustrative embodiment, each TLV in the plurality of TLVs is coupled to one of the plurality of conductors or the one or more ground planes while not being coupled to other ones of the plurality of TLVs. In the illustrative embodiment, the at least one signaling and input/output (I/O) layer is dedicated to only transmitting the data communication signals to and receiving the data communications signals from the processor layer and does not provide power to the elements of the processor layer.
These and other features and advantages of the present invention will be described in, or will become apparent to those of ordinary skill in the art in view of the following detailed description of the example embodiments of the present invention.
The invention, as well as a preferred mode of use and further objectives and advantages thereof, will best be understood by reference to the following detailed description of illustrative embodiments when read in conjunction with the accompanying drawings, wherein:
One illustrative embodiment provides a mechanism for optimizing semiconductor packing in a three-dimensional (3D) stack by dedicating one side of the 3D to power delivery and the other side of the 3D stack to high speed signaling delivery. Power delivery and high speed signal issues for the 3D stack are then solved by use of through silicon vias (TSVs). In another illustrative embodiment, delivery of multiple power voltages required by a 3D stack are provided via a laminate structure between the top of a 3D chip stack and a heat dissipation device, such as a heat sink, a cold plate, or the like, that provides power delivery for multiple power domains to the various integrated circuits of the 3D stack and obstructs the heat conduction only minimally.
Thus, the illustrative embodiments may be utilized in many different types of data processing environments including a distributed data processing environment, a single data processing device, or the like. In order to provide a context for the description of the specific elements and functionality of the illustrative embodiments,
Referring now to the drawings and in particular to
Processor units 111a-111n are connected to main bus 115. Main bus 115 supports a system planar 120 that contains processor units 111a-111n and memory cards 123. The system planar also contains data switch 121 and memory controller/cache 122. Memory controller/cache 122 supports memory cards 123 that include local memory 116 having multiple dual in-line memory modules (DIMMs).
Data switch 121 connects to bus bridge 117 and bus bridge 118 located within a native I/O (NIO) planar 124. As shown, bus bridge 118 connects to peripheral components interconnect (PCI) bridges 125 and 126 via system bus 119. PCI bridge 125 connects to a variety of I/O devices via PCI bus 128. As shown, hard disk 136 may be connected to PCI bus 128 via small computer system interface (SCSI) host adapter 130. A graphics adapter 131 may be directly or indirectly connected to PCI bus 128. PCI bridge 126 provides connections for external data streams through network adapter 134 and adapter card slots 135a-135n via PCI bus 127.
An industry standard architecture (ISA) bus 129 connects to PCI bus 128 via ISA bridge 132. ISA bridge 132 provides interconnection capabilities through NIO controller 133 having serial connections Serial 1 and Serial 2. A floppy drive connection, keyboard connection, and mouse connection are provided by NIO controller 133 to allow data processing system 100 to accept data input from a user via a corresponding input device. In addition, non-volatile RAM (NVRAM) 140, connected to ISA bus 129, provides a non-volatile memory for preserving certain types of data from system disruptions or system failures, such as power supply problems. A system firmware 141 is also connected to ISA bus 129 for implementing the initial Basic Input/Output System (BIOS) functions. A service processor 144 connects to ISA bus 129 to provide functionality for system diagnostics or system servicing.
The operating system (OS) is stored on hard disk 136, which may also provide storage for additional application software for execution by data processing system. NVRAM 140 is used to store system variables and error information for field replaceable unit (FRU) isolation. During system startup, the bootstrap program loads the operating system and initiates execution of the operating system. To load the operating system, the bootstrap program first locates an operating system kernel type from hard disk 136, loads the OS into memory, and jumps to an initial address provided by the operating system kernel. Typically, the operating system is loaded into random-access memory (RAM) within the data processing system. Once loaded and initialized, the operating system controls the execution of programs and may provide services such as resource allocation, scheduling, input/output control, and data management.
The illustrative embodiment may be embodied in a variety of data processing systems utilizing a number of different hardware configurations and software such as bootstrap programs and operating systems. The data processing system 100 may be, for example, a stand-alone system or part of a network such as a local-area network (LAN) or a wide-area network (WAN).
In known three-dimensional (3D) very-large-scale integration (VLSI) architectures, power delivery is mixed with high-speed signaling via C4 solder balls or pins to the 3D VLSI chip stack. However, the possible number of C4 pins which may be implemented limits that maximal input/output (I/O) bandwidth and power delivery. To distribute the power across the chip stack with minimal voltage drop, C4's on a 151 μm pitch are needed. Hence, only very few C4's may be used for signaling in the case of the limit of 44 C4's per square millimeter, constraining the communication bandwidth. Furthermore, by mixing the power delivery with the high-speed signaling on one side of the 3D VLSI chip stack as is currently done in known prior art, the thermal path is minimized from the junction to the cooling device due to the full access of the heat dissipation device on the opposed chip stack surface whether the heat dissipation device is air or liquid cooled. Similar mixing of power delivery with high-speed signaling via C4 solder balls or pins is also implemented in two-dimensional VLSI architectures. Thus, while the below description is directed to 3D VLSI architectures, the illustrative embodiments may also be implemented for other dimensional VLSI architectures without departing from the spirit and scope of the invention.
3D VLSI architecture 200 also comprises high-speed signaling and I/O layer 208 that comprises a plurality of high-speed signaling devices, which may include memory, switches, memory storage controller, or the like. In order to provide power to the high-speed signaling devices of high-speed signaling and I/O layer 208, 3D VLSI architecture 200 provides micro C4 (μC4) layer 210. Power passes from power delivery layer 204 through C4 solder balls 206, through processor layer 202 via through silicon vias (TSVs) within the silicon die of the processor layer, through μC4 layer 210, to high-speed signaling and I/O layer 208. A contact pad on one side of a die of processor layer 202 provides a connection of one or more C4 solder ball in C4 solder balls 206 to a TSV in processor layer 202, which passes power through processor layer 202 to a contact pad on the other side of the processor layer 202. The contact pad on the other side of processor layer 202 provides a connection of each TSV to a μC4 solder ball in μC4 layer 210. The use of micro μC4s in μC4 layer 210 allows higher interconnection density between processor layer 202 and high-speed signaling and I/O layer 208. Power may further pass from the μC4 layer 210 to one side of high-speed signaling and I/O layer 208. A contact pad on the side of high-speed signaling and I/O layer 208 provides a connection of one or more μC4 in μC4 layer 210 to a TSV in high-speed signaling and I/O layer 208, which passes power through high-speed signaling and I/O layer 208 to a contact pad on the other side of high-speed signaling and I/O layer 208. While only one high-speed signaling and I/O layer 208 is depicted, the illustrative embodiments recognize that any number of high-speed signaling and I/O layers may be implemented and connected via additional layers of C4 solder balls and TSVs.
Not only does μC4 layer 210 provide power to high-speed signaling and I/O layer 208, but μC4 layer 210 also provides connectivity for signaling between high-performance high-power processor layer 202 and high-speed signaling and layer 208 in a reverse fashion similar to the above description for power delivery from one layer to another layer. In order for high-speed signaling and I/0 layer 208 to transmit and receive signals with data processing system 212, high-speed signaling and I/0 layer 208 is coupled to substrate/board 214 of data processing system 212 via a second plurality of C4 solder balls 218. In addition to providing connectivity for high-speed signaling and I/O, the second plurality of C4 solder balls 218 may also provide connectivity for ground as well as any low-power requirements that may not be provided by power delivery layer 204 via μC4 layer 210. Thus, high-speed signaling and I/0 layer 208 comprises C4 pins for signals mixed with ground pins for shielding, power delivery, reference ground. and optional power for low(er) power chips.
Therfore, 3D VLSI architecture 200 provides for dedicated I/O for signal/ground via one side of the 3D stack and voltage/ground via an opposite side of the 3D stack. For connectivity to both high-performance high-power processor layer 202 and high-speed signaling and I/O layer 208, the illustrative embodiments provide different dedicated technologies, such as C4s, μC4s, or macroC4s in different geometrics and pitches. Power delivery system 204 may provide power via power pads or power strips, while inductive, capacitive, or optical signal may be established via substrate/board 214 to high-speed signaling and I/O layer 208. The more flexible and granular arrangement of power pins for different power domains of high-performance high-power processor layer 202 decreases the restrictions associated with mixing signaling and I/O with power. That is, the different C4s pitch and geometries associated with a first plurality of C4 solder balls 206 precisely mimic power domains of processing units/processing cores of high-performance high-power processor layer 202. Furthermore, by not mixing power with signaling and I/O the inductances in power delivery are reduced and, thus, power noise in the signal and I/O paths is reduced.
In addition to providing power to a first plurality of C4 solder balls and then to a high-performance high-power processor layer, a laminated power plane, such as that shown in
Power delivery system 412 may be formed in any one of the methods discussed in
Thus, an anisotropic thermal conductive power plane is provided with high thermal conductivity normal to chip backside. The conductive power plane may be sandwiched between chip/stack and a cold plate in order to enable double side electrical access. The thermal coupling of the thermal power laminate to a cold plate may be performed in general with thermal interface materials (typically particle filled polymers), such as thermal grease, thermal adhesive, thermal pads, or by soldering or fusion bonding.
The description of the present invention has been presented for purposes of illustration and description, and is not intended to be exhaustive or limited to the invention in the form disclosed. Many modifications and variations will be apparent to those of ordinary skill in the art. The embodiment was chosen and described in order to best explain the principles of the invention, the practical application, and to enable others of ordinary skill in the art to understand the invention for various embodiments with various modifications as are suited to the particular use contemplated.
Number | Name | Date | Kind |
---|---|---|---|
4652970 | Watari et al. | Mar 1987 | A |
4766481 | Gobrecht et al. | Aug 1988 | A |
5128831 | Fox et al. | Jul 1992 | A |
5199165 | Crawford et al. | Apr 1993 | A |
5579207 | Hayden et al. | Nov 1996 | A |
5811878 | Harmoinen et al. | Sep 1998 | A |
5883426 | Tokuno et al. | Mar 1999 | A |
5978220 | Frey et al. | Nov 1999 | A |
6014313 | Hesselbom | Jan 2000 | A |
6088227 | Bujtas et al. | Jul 2000 | A |
6201701 | Linden et al. | Mar 2001 | B1 |
6215681 | Schuurman et al. | Apr 2001 | B1 |
6282095 | Houghton et al. | Aug 2001 | B1 |
6351393 | Kresge et al. | Feb 2002 | B1 |
6611057 | Mikubo et al. | Aug 2003 | B2 |
6800936 | Kosemura et al. | Oct 2004 | B2 |
6994151 | Zhou et al. | Feb 2006 | B2 |
7005586 | Duley | Feb 2006 | B1 |
7012414 | Mehrotra et al. | Mar 2006 | B1 |
7135766 | Costa et al. | Nov 2006 | B1 |
7355273 | Jackson et al. | Apr 2008 | B2 |
7394659 | Colgan et al. | Jul 2008 | B2 |
7435620 | Benson et al. | Oct 2008 | B2 |
7589008 | Kirby | Sep 2009 | B2 |
7592697 | Arana et al. | Sep 2009 | B2 |
7663246 | Chen et al. | Feb 2010 | B2 |
7672132 | Fitzgerald et al. | Mar 2010 | B2 |
7791889 | Belady et al. | Sep 2010 | B2 |
7898078 | Bernstein et al. | Mar 2011 | B1 |
8018047 | Bayerer et al. | Sep 2011 | B2 |
8089777 | Negishi | Jan 2012 | B2 |
8111515 | Akram et al. | Feb 2012 | B2 |
8253234 | Barowski et al. | Aug 2012 | B2 |
20010045644 | Huang | Nov 2001 | A1 |
20020020862 | Livengood et al. | Feb 2002 | A1 |
20020131256 | Smith et al. | Sep 2002 | A1 |
20030081389 | Nair et al. | May 2003 | A1 |
20030150641 | Kinayman et al. | Aug 2003 | A1 |
20030168729 | Ishiwata et al. | Sep 2003 | A1 |
20040124004 | Nair et al. | Jul 2004 | A1 |
20050263879 | Michel et al. | Dec 2005 | A1 |
20060071648 | Narendra et al. | Apr 2006 | A1 |
20060102997 | Bang et al. | May 2006 | A1 |
20080023731 | Bernstein et al. | Jan 2008 | A1 |
20080030961 | Koo et al. | Feb 2008 | A1 |
20080032446 | Wood et al. | Feb 2008 | A1 |
20080116557 | Paek et al. | May 2008 | A1 |
20080277778 | Furman et al. | Nov 2008 | A1 |
20080303163 | Liu et al. | Dec 2008 | A1 |
20090039498 | Bayerer | Feb 2009 | A1 |
20090057867 | Hool | Mar 2009 | A1 |
20090108435 | Bernstein et al. | Apr 2009 | A1 |
20090196086 | Pelley et al. | Aug 2009 | A1 |
20090251862 | Knickerbocker et al. | Oct 2009 | A1 |
20090273083 | Sauciuc et al. | Nov 2009 | A1 |
20090308578 | Bernstein et al. | Dec 2009 | A1 |
20090311826 | Bernstein et al. | Dec 2009 | A1 |
20100013073 | Andry et al. | Jan 2010 | A1 |
20100047967 | Lim et al. | Feb 2010 | A1 |
20100109096 | Osada et al. | May 2010 | A1 |
20120105144 | Barowski et al. | May 2012 | A1 |
20120106074 | Barowski et al. | May 2012 | A1 |
20120147559 | Barowski et al. | Jun 2012 | A1 |
20120189243 | Barowski et al. | Jul 2012 | A1 |
Entry |
---|
International Search Report and Written Opinion dated Jan. 31, 2012 for International Application No. PCT/EP2011/068427, 12 pages. |
International Search Report and Written Opinion dated Mar. 1, 2012 for International Application No. PCT/EP2011/068426, 11 pages. |
International Search Report and Written Opinion dated Apr. 18, 2012 for International Application No. PCT/EP2011/068424, 12 pages. |
Notice of Allowance mailed Apr. 23, 2012 for U.S. Appl. No. 12/914,644; 12 pages. |
Response to Restriction Requirement filed with the USPTO on Feb. 21, 2012 for U.S. Appl. No. 12/914,644; 6 pages. |
Restriction Requirement mailed Feb. 7, 2012 for U.S. Appl. No. 12/914,644; 6 pages. |
U.S. Appl. No. 12/914,644. |
U.S. Appl. No. 12/914,697. |
“3D Integration Breakthrough—ALLVIA Integrates Embedded Capacitors for Silicon Interposers and 3D Stacked Semiconductors”, http://www.allvia.com/news/1002—integration—breakthrough.html, downloaded from the Internet Apr. 27, 2010, 2 pages. |
“The International Technology Roadmap for Semiconductors 2009 Edition Test and Test Equipment”, http://www.itrs.net/links/2009ITRS/2009Chapters—2009Tables/2009—Test.pdf, 2009 Edition, 53 pages. |
“The Next Step in Assembly and Packaging: System Level Integration in the Package (SiP)”, SiP White Paper V9.0, http://www.itrs.net/links/2007itrs/LinkedFiles/AP/AP—Paper.pdf, printed on Jan. 7, 2011, 127 pages. |
“Through Silicon Via Technology: The Ultimate Market for 3D Interconnect”, http://www.techsearchinc.com/pdfs/TSV—WEB.pdf, TechSearch International, Jan. 2008, 2 pages. |
“Waytronx 3C for 3D Packaging Roadmap”, White Paper, Waytronx, Inc., 2007, 11 pages. |
Bakir, Muhannad S. et al., “3D Heterogeneous Integrated Systems: Liquid Cooling, Power Delivery, and Implementations”, IEEE 2008, pp. 663-670. |
Bakir, Muhannad S. et al., “3D Integrated Circuits: Liquid Cooling and Power Delivery”, IETE Technical Review, vol. 26, Issue 6, Nov.-Dec. 2009, pp. 407-416. |
Bakir, Muhannad S. et al., “Integrated Interconnect Technologies for 3D Nanoelectronic Systems”, Artech House, 2009, http://www.artechhouse.com/GetBlob.aspx?strName=bakir—246—CH07.pdf, 34 pages. |
Bakir, Muhannad, “Power Delivery, Signaling and Cooling in 3D Integrated Systems”, Symposium F: Packaging, Chip-Package Interactions, and Solder Materials Challenges, http://www.mrs.org/s—mrs/doc.asp?CID=18368&DID=234821, p. 15, Apr. 15-17, 2009, 18 pages. |
Emma, P. G. et al., “Is 3D chip technology the next growth engine for performance improvement?”, IBM J. Res. & Dev., vol. 52, No. 6, Nov. 2008, 12 pages. |
Gerke, David, “NASA 2009 Body of Knowledge (BoK): Through-Silicon Via Technology”, JPL Publication 09-28, Nov. 2009, 40 pages. |
Gutmann, R.J. et al., “Smart Power Delivery using CMOS IC Technology: Promises and Needs”, CMOSET '08, Aug. 4, 2008, http://www.cmoset.com/uploads/3.3-08.pdf, 27 pages. |
Hoe, Y.Y. G. et al., “Effect of TSV Interposer on the Thermal Performance of FCBGA Package”, Electronics Packaging Technology Conference, 2009, EPTC'09, 11th, Dec. 9-11, 2009, pp. 778-786. |
Jain, Pulkit et al., “A Multi-Story Power Delivery Technique for 3D Integrated Circuits”, ISLPED '08, Aug. 11-13, 2008, pp. 57-62. |
Jain, Pulkit et al., “Thermal and Power Delivery Challenges in 3D ICs”, Three-Dimensional Integrated Circuit Design, 2010, http://www.springerlink.com/content/kw67703t83802402/, Chapter 3, p. 33. |
Khan, Navas et al., “Development of 3-D Stack Package Using Silicon Interposer for High-Power Application”, IEEE Transactions on Advanced Packaging, vol. 31, No. 1, 2008, pp. 44-50. |
King, Jr., Calvin R. et al., “3D Stacking of Chips with Electrical and Microfluidic I/O Interconnects”, IEEE, 2008 Electronic Components and Technology Conference, pp. 1-7. |
Kukowski, Rob, “MDT—Micro Deformation Technology”, IMECE 2003, 2003 ASME International Mechanical Engineering Congress and RD&D Expo, Nov. 15-21, pp. 1-4. |
Lee, Young-Joon et al., “Co-Optimization of Signal, Power, and Thermal Distribution Networks for 3D ICs”, IEEE 2008, 2008 Electrical Design of Advanced Packaging and Systems Symposium, http://www.gtcad.gatech.edu/www/papers/edaps08.pdf, pp. 163-166. |
Mach, M et al., “Thermal Design Considerations on Wire-Bond Packages”, IEEE, Microelectronics and Packaging Conference, 2009, EMPC 2009, Jun. 15-18, 2009, 1 page. |
Mounier, Eric, “Market Trends for 3D Stacking”, The Global Assembly Journal for SMT and Advanced Packaging Professionals, vol. 7, No. 7, Jul. 2007, 56 pages. |
Pavlidis, Vasilis F. et al., “Power Distribution Paths in 3-D ICs”, GLSVLSI '09, May 10-12, 2009, pp. 263-268. |
Schulz-Harder, Dr. Juergen, “Direct Copper Bonded Substrates for Semiconductor Power Devices”, http://www.electrovac.com/servlet/com.itmr.waw.servlet.FileViewer?dokmanid=231290&kdid=160108&sprachid=1, printed Sep. 30, 2010, 6 pages. |
Yu, Aibin et al., “Fabrication of Silicon Carriers with TSV Electrical Interconnections and Embedded Thermal Solutions for High Power 3-D Package”, IEEE, 2008 Electronic Components and Technology Conference, pp. 24-28. |
Kohl, Paul A. et al., “Symposium F: Packaging, Chip-Package Interactions, and Solder Materials Challenges”, http://www.mrs.org/s—mrs/doc.asp?CID=18368&DID=234821&css=print, Apr. 15-17, 2009, printed on Apr. 26, 2010, 17 pages. |
Notice of Allowance mailed Oct. 1, 2012 for U.S. Appl. No. 12/914,697; 16 pages. |
U.S. Appl. No. 13/555,451. |
Number | Date | Country | |
---|---|---|---|
20120105145 A1 | May 2012 | US |