Memory expansion and chip scale stacking system and method

Information

  • Patent Grant
  • 7256484
  • Patent Number
    7,256,484
  • Date Filed
    Tuesday, October 12, 2004
    20 years ago
  • Date Issued
    Tuesday, August 14, 2007
    17 years ago
Abstract
The present invention stacks chip scale-packaged integrated circuits (CSPs) into modules that conserve PWB or other board surface area. In another aspect, the invention provides a lower capacitance memory expansion addressing system and method and preferably with the CSP stacked modules provided herein. In a preferred embodiment in accordance with the invention, a form standard is disposed between the flex circuitry and the IC package over which a portion of the flex circuitry is laid. The form standard provides a physical form that allows many of the varying package sizes found in the broad family of CSP packages to be used to advantage while employing a standard connective flex circuitry design. In a preferred embodiment, the form standard will be devised of heat transference material such as copper to improve thermal performance. In a preferred embodiment, a high speed switching system selects a data line associated with each level of a stacked module to reduce the loading effect upon data signals in memory access. This favorably changes the impedance characteristics exhibited by a DIMM board populated with stacked modules. In a preferred embodiment, FET multiplexers for example, under logic control select particular data lines associated with particular levels of stacked modules populated upon a DIMM for connection to a controlling chip set in a memory expansion system.
Description
TECHNICAL FIELD

The present invention relates to aggregating integrated circuits and, in particular, to stacking integrated circuits in chip-scale packages and providing such stacked integrated circuits on boards.


BACKGROUND OF THE INVENTION

A variety of techniques are used to stack packaged integrated circuits. Some methods require special packages, while other techniques stack conventional packages. In some stacks, the leads of the packaged integrated circuits are used to create a stack, while in other systems, added structures such as rails provide all or part of the interconnection between packages. In still other techniques, flexible conductors with certain characteristics are used to selectively interconnect packaged integrated circuits.


The predominant package configuration employed during the past decade has encapsulated an integrated circuit (IC) in a plastic surround typically having a rectangular configuration. The enveloped integrated circuit is connected to the application environment through leads emergent from the edge periphery of the plastic encapsulation. Such “leaded packages” have been the constituent elements most commonly employed by techniques for stacking packaged integrated circuits.


Leaded packages play an important role in electronics, but efforts to miniaturize electronic components and assemblies have driven development of technologies that preserve circuit board surface area. Because leaded packages have leads emergent from peripheral sides of the package, leaded packages occupy more than a minimal amount of circuit board surface area. Consequently, alternatives to leaded packages known as chip scale packaging or “CSP” have recently gained market share.


CSP refers generally to packages that provide connection to an integrated circuit through a set of contacts (often embodied as “bumps” or “balls”) arrayed across a major surface of the package. Instead of leads emergent from a peripheral side of the package, contacts are placed on a major surface and typically emerge from the planar bottom surface of the package.


The goal of CSP is to occupy as little area as possible and, preferably, approximately the area of the encapsulated IC. Therefore, CSP leads or contacts do not typically extend beyond the outline perimeter of the package. The absence of “leads” on package sides renders most stacking techniques devised for leaded packages inapplicable for CSP stacking.


The previous known methods for stacking CSPs typically present complex structural arrangements and thermal or high frequency performance issues. For example, thermal performance is a characteristic of importance in CSP stacks. To increase dissipation of heat generated by constituent CSPs and the module, the thermal gradient between the lower CSP and upper CSP in a CSP stack or module should be minimized.


Memory expansion is one of the many fields in which stacked module solutions provide advantages. For example, the well-known DIMM board is frequently populated with stacked modules from those such as the assignee of the present invention. This adds capacity to the board without adding sockets.


A memory expansion board such as a DIMM, for example, provides plural sites for memory IC placement (i.e., sockets) arranged along both major surfaces of a board having an array of contacts dispersed along at least one board edge. Although stacking reduces interconnect length per unit of memory, and thus takes advantage of the general rule that interconnects that are less than half the spatial extent of the leading edge of a signal operate as a lumped element more than a transmission line, it does increase the raw number of devices on a DIMM board. Consequently, despite the reduction in interconnect length per unit of memory, signals accessing data stored in memory circuits physically placed on the DIMM board are typically presented with relatively high impedance as the number of devices on the bus is increased by stacking.


What is needed, therefore, is a technique and system for stacking CSPs that provides a thermally efficient, reliable structure that performs well at higher frequencies but does not add excessive height to the stack yet allows production at reasonable cost with readily understood and managed materials and methods and allows significant reductions in interconnect lengths and/or loading when employed in memory expansion boards and design.


SUMMARY OF THE INVENTION

The present invention stacks chip scale-packaged integrated circuits (CSPs) into modules that conserve PWB or other board surface area. In another aspect, the invention provides a lower capacitance memory expansion addressing system and method and preferably with the CSP stacked modules provided herein. Although the present invention is applied most frequently to chip scale packages that contain one die, it may be employed with chip scale packages that include more than one integrated circuit die.


Multiple numbers of CSPs may be stacked in accordance with the present invention. A four-high CSP stacked module is preferred for use with the disclosed high performance memory access system while, for many applications, a two-high CSP stack or module devised in accordance with a preferred embodiment of the present invention is preferred. The CSPs employed in stacked modules devised in accordance with the present invention are connected with flex circuitry. That flex circuitry may exhibit one or two or more conductive layers with preferred embodiments having two conductive layers.


The flex circuitry is partially wrapped above a form standard. A form standard is disposed between the flex circuitry and the IC package over which a portion of the flex circuitry is laid. The form standard can take many configurations and may be used where flex circuits are used to connect CSPs to one another in stacked modules having two or more constituent ICs. For example, in stacked modules that include four CSPs, three form standards are employed in preferred embodiments, although fewer may be used. The form standard provides a physical form that allows many of the varying package sizes found in the broad family of CSP packages to be used to advantage while employing a standard connective flex circuitry design. In a preferred embodiment, the form standard will be devised of heat transference material, a metal for example, such as copper would be preferred, to improve thermal performance.


In a preferred embodiment of the present invention, four-high stacked CSP modules are disposed on a memory expansion boards in accordance with the memory expansion system and methods of the present invention which may be employed with CSP or other IC stacked modules. A high speed switching system selects a data line associated with each level of a stacked module to reduce the loading effect upon data signals in memory access. This favorably changes the impedance characteristics exhibited by the board loading. The high speed DQ selection switch may be implemented, in a preferred embodiment, for example, with a high speed FET switch. FET multiplexers for example, under logic control select particular data lines associated with particular levels of the DIMM-populated stacked modules for connection to a controlling chip set in a memory expansion system in accordance with a preferred embodiment.





SUMMARY OF THE DRAWINGS


FIG. 1 is an elevation view of a high-density circuit module devised in accordance with a preferred four-high embodiment of the present invention.



FIG. 2 is an elevation view of a stacked high-density circuit module devised in accordance with a preferred two-high embodiment of the present invention.



FIG. 3 depicts, in enlarged view, the area marked “A” in FIG. 2.



FIG. 4 depicts in enlarged view, the area marked “B” in FIG. 2.



FIG. 5 is an enlarged depiction of an exemplar connection in stacked module devised in accordance with a preferred embodiment.



FIG. 6 depicts a flexible circuit connective set of flex circuits that has a single conductive layer.



FIG. 7 depicts a four-high stacked module mounted on a memory expansion board in accordance with a preferred embodiment of the present invention.



FIG. 8 depicts a memory expansion board or DIMM mounted with four-high modules.



FIG. 9 depicts a memory system devised in accordance with the present invention.





DESCRIPTION OF PREFERRED EMBODIMENTS


FIG. 1 is an elevation view of module 10 devised in accordance with a preferred embodiment of the present invention. Module 10 is comprised of four CSPs: level four CSP 12, level three CSP 14, level two CSP 16, and level one CSP 18. Each of the CSPs has an upper surface 20 and a lower surface 22 and opposite lateral edges 24 and 26 and typically include at least one integrated circuit surrounded by a plastic body 27. The body need not be plastic, but a large majority of packages in CSP technologies are plastic. Those of skill will realize that the present invention may be devised to create modules with different size CSPs and that the constituent CSPs may be of different types within the same module 10. For example, one of the constituent CSPs may be a typical CSP having lateral edges 24 and 26 that have an appreciable height to present a “side” while other constituent CSPs of the same module 10 may be devised in packages that have lateral edges 24 and 26 that are more in the character of an edge rather than a side having appreciable height.


The invention is used with CSP packages of a variety of types and configurations such as, for example, those that are die-sized, as well those that are near chip-scale as well as the variety of ball grid array packages known in the art. It may also be used with those CSP-like packages that exhibit bare die connectives on one major surface. Thus, the term CSP should be broadly considered in the context of this application. Collectively, these will be known herein as chip scale packaged integrated circuits (CSPs) and preferred embodiments will be described in terms of CSPs, but the particular configurations used in the explanatory figures are not, however, to be construed as limiting. For example, the elevation views of FIGS. 1 and 2 are depicted with CSPs of a particular profile known to those in the art, but it should be understood that the figures are exemplary only. The invention may be employed to advantage in the wide range of CSP configurations available in the art where an array of connective elements is available from at least one major surface. The invention is advantageously employed with CSPs that contain memory circuits, but may be employed to advantage with logic and computing circuits where added capacity without commensurate PWB or other board surface area consumption is desired.


Typical CSPs, such as, for example, ball-grid-array (“BGA”), micro-ball-grid array, and fine-pitch ball grid array (“FBGA”) packages have an array of connective contacts embodied, for example, as leads, bumps, solder balls, or balls that extend from lower surface 22 of a plastic casing in any of several patterns and pitches. An external portion of the connective contacts is often finished with a ball of solder. Shown in FIG. 1 are contacts 28 along lower surfaces 22 of the illustrated constituent CSPs 12, 14, 16, and 18. Contacts 28 provide connection to the integrated circuit or circuits within the respective packages. In embodiments of the present invention, module 10 may be devised to present a lower profile by stripping from the respective CSPs, the balls depicted in FIG. 1 as contacts 28 and providing a connection facility at contact 28 that results from solder paste that is applied either to the pad contact of the CSP that is typically present under or within the typical ball contacts provided on CSP devices or to the contact sites on the flex circuitry to be connected to contact 28.


In FIG. 1, iterations of flex circuits (“flex”, “flex circuits” or “flexible circuit structures”) 30 and 32 are shown connecting various constituent CSPs. Any flexible or conformable substrate with an internal layer connectivity capability may be used as a flex circuit in the invention. The entire flex circuit may be flexible or, as those of skill in the art will recognize, a PCB structure made flexible in certain areas to allow conformability around CSPs and rigid in other areas for planarity along CSP surfaces may be employed as an alternative flex circuit in the present invention. For example, structures known as rigid-flex may be employed.


Form standard 34 is shown disposed adjacent to upper surface 20 of each of the CSPs below level four CSP 12. Form standard 34 may be fixed to upper surface 20 of the respective CSP with an adhesive 36 which preferably is thermally conductive. Form standard 34 may also, in alternative embodiments, merely lay on upper surface 20 or be separated from upper surface 20 by an air gap or medium such as a thermal slug or non-thermal layer. However, where form standard 34 is a thermally conductive material such as the copper that is employed in a preferred embodiment, layers or gaps interposed between form standard 34 and the respective CSP (other than thermally conductive layers such as adhesive) are not highly preferred.


Form standard 34 is, in a preferred embodiment, devised from copper to create, as shown in the depicted preferred embodiment of FIG. 1, a mandrel that mitigates thermal accumulation while providing a standard sized form about which flex circuitry is disposed. Form standard 34 may take other shapes and forms such as for example, an angular “cap” that rests upon the respective CSP body. It also need not be thermally enhancing although such attributes are preferable. The form standard 34 allows the invention to be employed with CSPs of varying sizes, while articulating a single set of connective structures useable with the varying sizes of CSPs. Thus, a single set of connective structures such as flex circuits 30 and 32 (or a single flexible circuit in the mode where a single flex is used in place of the flex circuit pair 30 and 32) may be devised and used with the form standard 34 method and/or systems disclosed herein to create stacked modules with CSPs having different sized packages. This will allow the same flexible circuitry set design to be employed to create iterations of a stacked module 10 from constituent CSPs having a first arbitrary dimension X across attribute Y (where Y may be, for example, package width), as well as modules 10 from constituent CSPs having a second arbitrary dimension X prime across that same attribute Y. Thus, CSPs of different sizes may be stacked into modules 10 with the same set of connective structures (i.e. flex circuitry). Further, as those of skill will recognize, mixed sizes of CSPs may be implemented into the same module 10, such as would be useful to implement embodiments of a system-on-a-stack such as those disclosed in co-pending application U.S. patent application Ser. No. 10/136,890, filed May 2, 2002, which is hereby incorporated by reference and commonly owned by the assignee of the present application.


Preferably, portions of flex circuits 30 and 32 are fixed to form standard 34 by adhesive 35 which is preferably a tape adhesive, but may be a liquid adhesive or may be placed in discrete locations across the package. Preferably, adhesive 35 is thermally conductive.


In a preferred embodiment, flex circuits 30 and 32 are multi-layer flexible circuit structures that have at least two conductive layers examples of which are those described in U.S. application Ser. No. 10/005,581 which has been incorporated by reference herein. Other embodiments may, however, employ flex circuitry, either as one circuit or two flex circuits to connect a pair of CSPs, that have only a single conductive layer.


Preferably, the conductive layers are metal such as alloy 110. The use of plural conductive layers provides advantages and the creation of a distributed capacitance across module 10 intended to reduce noise or bounce effects that can, particularly at higher frequencies, degrade signal integrity, as those of skill in the art will recognize. Module 10 of FIG. 1 has plural module contacts 38 collectively identified as module array 40. Connections between flex circuits are shown as being implemented with inter-flex contacts 42 which are shown as balls but may be low profile contacts constructed with pads and/or rings that are connected with solder paste applications to appropriate connections. Appropriate fills such as those indicated by conformal media reference 41 can provide added structural stability and coplanarity where desired. Media 41 is shown only as to CSPs 14 and 16 and only on one side to preserve clarity of view.



FIG. 2 shows a two-high module 10 devised in accordance with a preferred embodiment of the invention. FIG. 2 has an area marked “A” that is subsequently shown in enlarged depiction in FIG. 3 and an enlarged area marked “B” that is shown subsequently in enlarged depiction in FIG. 4.



FIG. 3 depicts in enlarged view, the area marked “A” in FIG. 2. FIG. 3 illustrates in a preferred embodiment, one arrangement of a form standard 34 and its relation to flex circuitry 32 in a two-high module 10. The internal layer constructions of flex circuitry 32 are not shown in this figure. Also shown are adhesives 35 between flex circuit 32 and form standard 34. Those of skill will note that adhesive 35 is not required but is preferred and the site of its application may be determined as being best in the area between CSPs with a smaller amount near the terminal point of form standard 34 as shown in FIG. 3. Also shown in FIG. 3 is an application of adhesive 36 between form standard 34 and CSP 18.



FIG. 4 illustrates the connection between example contact 28 and module contact 38 through a lower flex contact 44 to illustrate a preferred solid metal path from level one CSP 18 to module contact 38 and, therefore, to an application PWB or memory expansion board to which the module is connectable. As those of skill in the art will understand, heat transference from module 10 is thereby encouraged.


Flex 30 is shown in FIG. 4 to be comprised of multiple layers. This is merely an exemplar flexible circuitry that may be employed with the present invention. Single conductive layer and other variations on the described flexible circuitry may, as those of skill will recognize, be employed to advantage in the present invention. Flex 30 has a first outer surface 50 and a second outer surface 52. Flex circuit 30 has at least two conductive layers interior to first and second outer surfaces 50 and 52. There may be more than two conductive layers in flex 30 and flex 32. In the depicted preferred embodiment, first conductive layer 54 and second conductive layer 58 are interior to first and second outer surfaces 50 and 52. Intermediate layer 56 lies between first conductive layer 54 and second conductive layer 58. There may be more than one intermediate layer, but one intermediate layer of polyimide is preferred.


As depicted in FIG. 4 and seen in more detail in figures found in U.S. application Ser. No. 10/005,581 which has been incorporated by reference, lower flex contact 44 is preferably comprised from metal at the level of second conductive layer 58 interior to second outer surface 52.



FIG. 5 is an enlarged depiction of an exemplar area around a lower flex contact 44 in a preferred embodiment. Windows 60 and 62 are opened in first and second outer surface layers 50 and 52 respectively, to provide access to particular lower flex contacts 44 residing at the level of second conductive layer 58 in the flex. In a two-high embodiment of module 10, the upper flex contacts 42 are contacted by contacts 28 of second level CSP 16. Lower flex contacts 44 and upper flex contacts 42 are particular areas of conductive material (preferably metal such as alloy 110) at the level of second conductive layer 58 in the flex. Upper flex contacts 42 and lower flex contacts 44 are demarked in second conductive layer 58 and, as will be shown in subsequent FIGS., may be connected to or isolated from the conductive plane of second conductive layer 58. Demarking a lower flex contact 44 from second conductive layer 58 is represented in FIG. 5 by demarcation gap 63 shown at second conductive layer 58. Where an upper or lower flex contact 42 or 44 is not completely isolated from second conductive layer 58, demarcation gaps do not extend completely around the flex contact. Contacts 28 of first level CSP 18 pass through a window 60 opened through first outer surface layer 50, first conductive layer 54, and intermediate layer 56, to contact an appropriate lower flex contact 44. Window 62 is opened through second outer surface layer 52 through which module contacts 36 pass to contact the appropriate lower flex contact 44.


Respective ones of contacts 28 of second level CSP 16 and first level CSP 18 are connected at the second conductive layer 58 level in flex circuits 30 and 32 to interconnect appropriate signal and voltage contacts of the two CSPs. In a preferred embodiment, respective contacts 28 of second level CSP 16 and first level CSP 18 that convey ground (VSS) signals are connected at the first conductive layer 54 level in flex circuits 30 and 32 by vias that pass through intermediate layer 56 to connect the levels as will subsequently be described in further detail. Thereby, CSPs 16 and 18 are connected. Consequently, when flex circuits 30 and 32 are in place about first level CSP 18, respective contacts 28 of each of CSPs 16 and 18 are in contact with upper and lower flex contacts 42 and 44, respectively. Selected ones of upper flex contacts 42 and lower flex contacts 44 are connected. Consequently, by being in contact with lower flex contacts 44, module contacts 38 are in contact with both CSPs 16 and 18.


In a preferred embodiment, module contacts 38 pass through windows 62 opened in second outer layer 52 to contact lower CSP contacts 44. In some embodiments, as is shown in incorporated U.S. application Ser. No. 10/005,581, module 10 will exhibit a module contact array that has a greater number of contacts than do the constituent CSPs of module 10. In such embodiments, some of module contacts 38 may contact lower flex contacts 44 that do not contact one of the contacts 28 of first level CSP 18 but are connected to contacts 28 of second level CSP 16. This allows module 10 to express a wider datapath than that expressed by the constituent CSPs 16 or 18. A module contact 38 may also be in contact with a lower flex contact 44 to provide a location through which different levels of CSPs in the module may be enabled when no unused CSP contacts are available or convenient for that purpose.


In a preferred embodiment, first conductive layer 54 is employed as a ground plane, while second conductive layer 58 provides the functions of being a signal conduction layer and a voltage conduction layer. Those of skill will note that roles of the first and second conductive layers may be reversed with attendant changes in windowing and use of commensurate interconnections.



FIG. 6 depicts a flexible circuit connective set of flex circuits 30 and 32 that has a single conductive layer 64. It should be understood with reference to FIG. 6 that flex circuits 30 and 32 extend further than shown and have portions which are, in the construction of module 10 brought about the curvature areas 66 of form standard 34 that mark the lateral extent of this example of a preferred form standard and are then disposed above the body of CSP 18 or the respective CSP of the module and therefore, the form standard. In this single conductive layer flex embodiment of module 10, there are shown first and second outer layers 50 and 52 and intermediate layer 56. Also shown in FIG. 6 are a set of single layer lower flex contacts 68 demarked at the level of conductive layer 64.


Form standard 34 is shown attached to the body 27 of first level CSP 18 through an adhesive. In some embodiments, it may also be positioned to directly contact body 27 of the respective CSP. Form standard 34 may take many different configurations to allow a connective flex circuitry to be prepared exhibiting a single set of dimensions which may, when used in conjunction with form standard 34, be employed to create stacked modules 10 from CSPs of a variety of different dimensions. In a preferred embodiment, form standard 34 will present a lateral extent broader than the upper major surface of the CSP over which it is disposed. Thus, the CSPs from one manufacturer may be aggregated into a stacked module 10 with the same flex circuitry used to aggregate CSPs from another manufacturer into a different stacked module 10 despite the CSPs from the two different manufacturers having different dimensions.


Further, heat transference can be improved with use of a form standard 34 comprised of heat transference material such as a metal or preferably, copper or a copper compound or alloy to provide a significant sink for thermal energy. Such thermal enhancement of module 10 particularly presents opportunities for improvement of thermal performance where larger numbers of CSPs are aggregated in a single stacked module 10.



FIG. 7 depicts a four-high stacked module 10 mounted on a memory expansion board 70 in accordance with a preferred embodiment of the present invention. As do typical DIMM boards, expansion board 70 shown in FIG. 7 has a set of contacts along one edge that as depicted are set in socket connector 72. Those contacts connect module 10 to a logic system on or connected to board 74 on which expansion board 70 is mounted. It should be understood that in a preferred embodiment of the memory expansion system and method provided herein, expansion board 70 will be populated with nine such modules 10 per side for a total of 72 devices if the stacked modules are each comprised from four devices.



FIG. 8 depicts memory expansion board 70 mounted with four-high modules 10. As those of skill will recognize, using four-high stacked modules on expansion board 70 reduces the interconnect length for the number of devices accessed but increase the total number of devices and, therefore, the impedance and particularly, the capacitive loading presented by a densely populated DIMM board.



FIG. 9 depicts a memory system 80 devised in accordance with the present invention. In a preferred mode, system 80 is employed with stacked modules 10 devised in accordance with the present invention. The preferred embodiment is for a DDRII registered DIMM populated with 4 high stacked modules 10 although it may be employed with an equivalent number of DRAMs, i.e., 72 evices of either leaded or CSP packaging aggregated in stacks of any number of levels.


Chipset 82 depicted in FIG. 9 typically includes a microprocessor or memory controller that controls the memory access with system 80. Clock 84 is provided to decode logic 86 on each of depicted memory expansion boards 70(1), 70(2), 70(3), and 70(4). Those of skill will understand that system 80 and its methods may be employed with one or more DIMMs or other memory expansion boards 70. It may also be employed off a memory expansion board to access separately, the integrated circuits from which stacked circuit modules are comprised. Decode logic 86 on each of memory expansion boards 70(1), 70(2), 70(3), and 70(4) provides a decoding of the respective CS signals provided to the respective memory expansion boards 70 as shown in FIG. 9. As those of skill will understand, the particular interconnection employed in the system should preferably be devised to minimize and balance power consumption across the circuit modules employed in the system.


As shown in the example depicted in FIG. 9, CS0, CS1, CS2, and CS3 are provided to memory expansion board 70(1) from chipset 82 while CS4, CS5, CS6, and CS7 are provided to memory expansion board 70(2) as are CS8, CS9, CS10, and CS11 provided to memory expansion board 70(3) and CS12, CS13, CS14, and CS15 are provided to memory expansion board 70(4).


In a preferred embodiment, memory expansion boards 70 are populated with nine four high CSP modules 10 per side. The depiction of FIG. 9 shows, however, only one module 10 per memory expansion board 70 to preserve clarity of the view. The shown module 10 is exploded to depict the four levels of module 10 which, in a preferred construction of module 10 include CSPs 18, 16, 14, and 12 with the form standard 34. However, those of skill will recognize that modules employed with system 80 need not have four levels and need not be CSP devices although that is preferred.


Thus, decode logic 86 may, on the appropriate signal from clock 84, generate a level select signal which, in a preferred embodiment, is a multi-bit signal that controls a multiplexing switch 90 associated with several data lines. Switch 90 is in a preferred embodiment, a high speed switch and a FET multiplexer would provide a preferred multiplexing switch 90 in the practice of a preferred mode of the invention. The fan out of multiplexing switch 90 may be any that provides a selection capability to a variety of device data lines from a DQ line from chipset 82. The DQ lines between chipset 82 and switches 90 are depicted by double-headed arrows 94(1), 94(2), 94(3) and 94(4). As with the depiction of stacked modules 10, only one multiplexing switch 90 is shown per memory expansion board 70, but those of skill will understand that multiple multiplexing switches 90 are employed in practice of the depicted preferred embodiment of the invention. The number of multiplexing switches 90 will depend upon the fan out ratios. For example, use of nine 8:32 multiplexing switches 90 would be preferred (if available) or 4:8 or 1:4 multiplexing switches 90 will also provide advantages as an example. It should be understood that there are merely examples and that a variety of multiplexing switches and ratios may be employed for multiplexing switches 90 although the type of switch and the ratios will affect the loading figures. Consequently, a FET mux is preferred for multiplexing switch 90 and a ratio of 1:4 is one of the preferred ratios to employ.


The depiction in FIG. 9 is illustrative only and not meant to be limiting. For example, a single DIMM board or expansion board 70 may be employed in a system 80 in accordance with the present invention as well as larger numbers of expansion boards 70. The number of expansion boards 70 that may function in system 80 is partially a function of the access speeds required and the signal conformity.


An exemplar multiplexing switch 90 has multiple inputs 92(a), 92(b), 92(c), and 92(d) to provide independent data lines for each level of an exemplar module 10 populated upon the respective memory expansion board 70. Thus, with a 1:4 switch 90, there will be 18 iterations of multiplexing switch 90, one for each of the 18 four-high module 10's populating memory expansion board 70(1). Thus, the system 80 shown in FIG. 9 presents a total of 288 memory devices. It should be noted that system 80 may be employed with ICs of any package type and need not be limited to DDR or DDRII or even CSP.


The data line of each level of the constituent CSPs of each module 10 is connected to one input 92 of a corresponding exemplar multiplexing switch 90. In response to the CS signal 88 from decode logic 86 on a DIMM expansion board 70, multiplexing switch 90 connects the appropriate one of the DQ signals 94 to one of the four levels of a module 10 on that memory expansion board 70. This switching of the data bus through multiplexing switch 90 may, in some systems, required further control signal connections as those of skill in the art will recognize to accommodate the data latency of one or more clocks cycles, CAS latency, and burst length, for example. In a preferred mode, expansion board 70 may keep all the constituent devices of the modules 10 as if each constituent device of the modules 10 were the target, instead of having to switch terminations each time a different CS is chosen. In some applications it may be preferred to terminate the end of the data line past the last DIMM expansion board 70. Other features may enable improvements to the efficiency of system 80 such as creating more CS banks by decoding the chip select lines.


In the system 80, the capacitive load presented to chipset 82 would be approximately the combination of the input capacitance of switching multiplexer 90 times the number of DIMM slots plus one DRAM device load plus one times the output capacitance of the multiplexing switch 90. In large systems, this will reduce capacitive loading by a notable amount, thus allowing more DIMM slots at higher speeds and/or more densely populated DIMMs. Memory access system 80 provides an opportunity to improve high speed memory performance and allows use of memory expansion configurations that might not otherwise be available due to capacitive loading in conventional DIMM systems.


Although the present invention has been described in detail, it will be apparent to those skilled in the art that the invention may be embodied in a variety of specific forms and that various changes, substitutions and alterations can be made without departing from the spirit and scope of the invention. The described embodiments are only illustrative and not restrictive and the scope of the invention is, therefore, indicated by the following claims.

Claims
  • 1. A memory access system comprising: a memory expansion board;a high-density circuit module mounted on the memory expansion board and comprising:a first CSP having an upper and a lower major surface and a set of CSP contacts along the lower major surface;a second CSP having first and second lateral edges and upper and lower major surfaces and a set of CSP contacts along the lower major surface, the first and second lateral edges delineating an extent of the upper major surface of the second CSP and the first CSP being disposed above the second CSP;flex circuitry connecting the first and second CSPs; anda substantially rigid form standard having an extent greater than the extent of the upper major surface of the second CSP and disposed so as to extend between the first and second CSPs and beyond the extent of the upper major surface of the second CSP;a switching multiplexer mounted on the memory expansion board, the switching multiplexer being controlled by a switching multiplexer control signal to connect a DQ signal to either the first CSP or the second CSP; anda decode logic circuit for decoding chip selection signals from a control circuit and providing the switching multiplexer control signal.
  • 2. A memory access system comprising: a high-density circuit module comprising:a first CSP having an upper and a lower major surface and a set of CSP contacts along the lower major surface;a second CSP having first and second lateral edges and upper and lower major surfaces and a set of CSP contacts along the lower major surface, the first and second lateral edges delineating an extent of the upper major surface of the second CSP and the first CSP being disposed above the second CSP;flex circuitry connecting the first and second CSPs; anda substantially rigid form standard having an extent greater than the extent of the upper major surface of the second CSP and disposed so as to extend between the first and second CSPs and beyond the extent of the upper major surface of the second CSP;a switch controlled by a control signal for connecting a DQ signal to a selected one of the first and second CSPs of the high-density circuit module;a decode logic for generating the control signal that causes the switch to connect the DQ signal to the selected one of the first and second CSPs in response to a combination signal comprised of a clock signal and a chip select signal.
  • 3. The memory access system of claim 2 in which the high-density circuit module comprises four CSPs.
  • 4. A memory access system comprising: plural memory expansion boards each populated with plural high-density circuit modules, each of which plural high-density circuit modules comprise:a first CSP having an upper and a lower major surface and a set of CSP contacts along the lower major surface;a second CSP having first and second lateral edges and upper and lower major surfaces and a set of CSP contacts along the lower major surface, the first and second lateral edges delineating an extent of the upper major surface of the second CSP and the first CSP being disposed above the second CSP;flex circuitry connecting the first and second CSPs; anda substantially rigid form standard having an extent greater than the extent of the upper major surface of the second CSP and disposed so as to extend between the first and second CSPs and beyond the extent of the upper major surface of the second CSP;plural multiplexers mounted upon each of the plural memory expansion boards, each one of the plural multiplexers corresponding to a selected one of the plural high-density circuit modules, each one of the plural multiplexers for making connections between a DQ signal and a selected single one of the CSPs comprising the high-density circuit module to which the selected one of the plural multiplexers corresponds;decode logic on each of the plural memory expansion boards, the decode logic for generating a control signal in response to a combination signal comprised of a clock signal and a chip select signal, the control signal causing at least one of the plural multiplexers to connect the DQ signal to a particular one of the CSPs.
  • 5. The memory access system of claim 4 in which the multiplexers are FET multiplexers.
  • 6. The memory access system of claim 4 in which the form standard presents at least one surface for contact with flex circuitry, the flex circuitry connecting the first and second CSPs and disposed to place a first portion of the flex circuitry beneath the lower major surface of the first CSP and a second portion of the flex circuitry above the form standard disposed between the first and second CSPs.
  • 7. The memory access system of claim 4 in which the plural high-density circuit modules are comprised of four CSPs.
  • 8. The memory access system of claim 4 in which the plural high-density circuit modules are comprised of two CSPs.
  • 9. A memory access system comprising: a memory board mounted with a high-density circuit module comprised of first, second, third, and fourth stacked individual CSPs;a switching multiplexer mounted on the memory board, which switching multiplexer provides selective individual connection of a DQ signal to a selected one of the first, second, third, and fourth stacked individual CSPs so that only one of the first, second, third or fourth stacked individual CSPs is connected to the DQ signal at a time; anda decode logic circuit for decoding chip selection signals from a control circuit and providing a switching multiplexer control signal.
  • 10. The memory access system of claim 9 in which the individual connection between the DQ signal and a selected one of the first, second, third, or fourth stacked individual CSPs occurs in response to the switching multiplexer control signal from the decode logic circuit.
  • 11. The memory access system of claim 9 in which the decode logic circuit is mounted on the memory board.
  • 12. The memory access system of claim 9 in which the high-density memory module is comprised of: a first CSP having upper and lower major surfaces and a first and a second edge, the edges delineating a lateral extent for the upper major surface;a second CSP;a substantially rigid form standard disposed between the first and second CSPs, the form standard having a lateral extent greater than the lateral extent of the upper major surface of the first CSPs, the form standard presenting at least one surface for contact with flex circuitry, the flex circuitry connecting the first and second CSPs and disposed to place a first portion of the flex circuitry beneath the lower major surface of the first CSP and a second portion of the flex circuitry above the form standard disposed between the first and second CSPs.
RELATED APPLICATIONS

This application is a continuation of U.S. patent application Ser. No. 10/814,530, filed Mar. 31, 2004, pending, which is a continuation of U.S. patent application Ser. No. 10/453,398, filed Jun. 3, 2003, pending, which is a continuation-in-part of U.S. patent application Ser. No. 10/005,581, filed Oct. 26, 2001, now U.S. Pat. No. 6,576,992. U.S. patent application Ser. Nos. 10/814,530, 10/005,581 and 10/453,398 are incorporated by reference for all purposes.

US Referenced Citations (285)
Number Name Date Kind
3411122 Schiller et al. Nov 1968 A
3436604 Hyltin Apr 1969 A
3654394 Gordon Apr 1972 A
3727064 Bottini Apr 1973 A
3746934 Stein Jul 1973 A
3766439 Isaacson Oct 1973 A
3772776 Weisenburger Nov 1973 A
3983547 Almasi Sep 1976 A
4079511 Grabbe Mar 1978 A
4103318 Schwede Jul 1978 A
4288841 Gogal Sep 1981 A
4398235 Lutz et al. Aug 1983 A
4406508 Sadigh-Behzadi Sep 1983 A
4437235 McIver Mar 1984 A
4513368 Houseman Apr 1985 A
4587596 Bunnell May 1986 A
4645944 Uya Feb 1987 A
4696525 Coller et al. Sep 1987 A
4712129 Orcutt Dec 1987 A
4722691 Gladd et al. Feb 1988 A
4733461 Nakano Mar 1988 A
4758875 Fujisaki et al. Jul 1988 A
4763188 Johnson Aug 1988 A
4821007 Fields et al. Apr 1989 A
4823234 Konishi et al. Apr 1989 A
4833568 Berhold May 1989 A
4839717 Phy et al. Jun 1989 A
4862249 Carlson Aug 1989 A
4884237 Mueller et al. Nov 1989 A
4891789 Quattrini et al. Jan 1990 A
4911643 Perry et al. Mar 1990 A
4953060 Lauffer et al. Aug 1990 A
4956694 Eide Sep 1990 A
4983533 Go Jan 1991 A
4985703 Kaneyama Jan 1991 A
5012323 Farnworth Apr 1991 A
5016138 Woodman May 1991 A
5034350 Marchisi Jul 1991 A
5041015 Travis Aug 1991 A
5041902 McShane Aug 1991 A
5057903 Olla Oct 1991 A
5064782 Nishiguchi Nov 1991 A
5068708 Newman Nov 1991 A
5081067 Shimizu et al. Jan 1992 A
5099393 Bentlage et al. Mar 1992 A
5104820 Go, deceased et al. Apr 1992 A
5117282 Salatino May 1992 A
5122862 Kajihara et al. Jun 1992 A
5138430 Gow, 3rd et al. Aug 1992 A
5138434 Wood et al. Aug 1992 A
5158912 Kellerman et al. Oct 1992 A
5159434 Kohno et al. Oct 1992 A
5159535 Desai et al. Oct 1992 A
5168926 Watson et al. Dec 1992 A
5198888 Sugano et al. Mar 1993 A
5198965 Curtis et al. Mar 1993 A
5214307 Davis May 1993 A
5219794 Satoh et al. Jun 1993 A
5222014 Lin Jun 1993 A
5224023 Smith et al. Jun 1993 A
5229916 Frankeny et al. Jul 1993 A
5239198 Lin et al. Aug 1993 A
5240588 Uchida Aug 1993 A
5241454 Ameen et al. Aug 1993 A
5243133 Engle et al. Sep 1993 A
5247423 Lin et al. Sep 1993 A
5252855 Ogawa et al. Oct 1993 A
5252857 Kane et al. Oct 1993 A
5259770 Bates et al. Nov 1993 A
5261068 Gaskins et al. Nov 1993 A
5262927 Chia et al. Nov 1993 A
5276418 Klosowiak et al. Jan 1994 A
5279029 Burns Jan 1994 A
5281852 Normington Jan 1994 A
5289062 Wyland Feb 1994 A
5311401 Gates, Jr. et al. May 1994 A
5313097 Haj-Ali-Ahmadi et al. May 1994 A
5343075 Nishino Aug 1994 A
5347428 Carson et al. Sep 1994 A
5357478 Kikuda et al. Oct 1994 A
5361228 Adachi et al. Nov 1994 A
5375041 McMahon Dec 1994 A
5377077 Burns Dec 1994 A
5386341 Olson et al. Jan 1995 A
5394010 Tazawa et al. Feb 1995 A
5394303 Yamaji Feb 1995 A
5397916 Normington Mar 1995 A
5402006 O'Donley Mar 1995 A
5420751 Burns May 1995 A
5428190 Stopperan Jun 1995 A
5438224 Papageorge et al. Aug 1995 A
5446620 Burns et al. Aug 1995 A
5448511 Paurus et al. Sep 1995 A
5455740 Burns Oct 1995 A
5475920 Burns et al. Dec 1995 A
5477082 Buckley, III et al. Dec 1995 A
5479318 Burns Dec 1995 A
5484959 Burns Jan 1996 A
5493476 Burns Feb 1996 A
5499160 Burns Mar 1996 A
5502333 Bertin et al. Mar 1996 A
5514907 Moshayedi May 1996 A
5523619 McAllister et al. Jun 1996 A
5523695 Lin Jun 1996 A
5541812 Burns Jul 1996 A
5543664 Burns Aug 1996 A
5561591 Burns Oct 1996 A
5566051 Burns Oct 1996 A
5572065 Burns Nov 1996 A
5588205 Roane Dec 1996 A
5592364 Roane Jan 1997 A
5594275 Kwon et al. Jan 1997 A
5612570 Eide et al. Mar 1997 A
5631193 Burns May 1997 A
5642055 Difrancesco Jun 1997 A
5644161 Burns Jul 1997 A
5646446 Nicewarner, Jr. et al. Jul 1997 A
5654877 Burns Aug 1997 A
5657537 Saia et al. Aug 1997 A
5677569 Choi et al. Oct 1997 A
5729894 Rostoker et al. Mar 1998 A
5744827 Jeong et al. Apr 1998 A
5751553 Clayton May 1998 A
5763296 Casati et al. Jun 1998 A
5764497 Mizumo et al. Jun 1998 A
5776797 Nicewarner, Jr. et al. Jul 1998 A
5778522 Burns Jul 1998 A
5783464 Burns Jul 1998 A
5789815 Tessier et al. Aug 1998 A
5801437 Burns Sep 1998 A
5801439 Fujisawa et al. Sep 1998 A
5804870 Burns Sep 1998 A
5805422 Otake et al. Sep 1998 A
5828125 Burns Oct 1998 A
5835988 Ishii Nov 1998 A
5841721 Kwon et al. Nov 1998 A
5869353 Levy et al. Feb 1999 A
5895970 Miyoshi Apr 1999 A
5899705 Akram May 1999 A
5917709 Johnson et al. Jun 1999 A
5922061 Robinson Jul 1999 A
5925934 Lim Jul 1999 A
5926369 Ingraham et al. Jul 1999 A
5949657 Karabatsos Sep 1999 A
5953215 Karabatsos Sep 1999 A
5959839 Gates Sep 1999 A
5963427 Bollesen Oct 1999 A
5973395 Suzuki et al. Oct 1999 A
5995370 Nakamori Nov 1999 A
6002167 Hatano et al. Dec 1999 A
6002589 Perino et al. Dec 1999 A
6014316 Eide Jan 2000 A
6025642 Burns Feb 2000 A
6028352 Eide Feb 2000 A
6028365 Akram et al. Feb 2000 A
6034878 Osaka et al. Mar 2000 A
6040624 Chambers et al. Mar 2000 A
6072233 Corisis et al. Jun 2000 A
6084293 Ohuchi Jul 2000 A
6084294 Tomita Jul 2000 A
6097087 Farnworth et al. Aug 2000 A
6121676 Solberg Sep 2000 A
RE36916 Moshayedi Oct 2000 E
6157541 Hacke Dec 2000 A
6165817 Akram et al. Dec 2000 A
6172874 Bartilson Jan 2001 B1
6178093 Bhatt et al. Jan 2001 B1
6187652 Chou et al. Feb 2001 B1
6205654 Burns Mar 2001 B1
6208521 Nakatsuka Mar 2001 B1
6222737 Ross Apr 2001 B1
6225688 Kim et al. May 2001 B1
6233650 Johnson et al. May 2001 B1
6234820 Perino et al. May 2001 B1
6262476 Vidal Jul 2001 B1
6262895 Forthun Jul 2001 B1
6265660 Tandy Jul 2001 B1
6266252 Karabatsos Jul 2001 B1
6281577 Oppermann et al. Aug 2001 B1
6285560 Lyne Sep 2001 B1
6288907 Burns Sep 2001 B1
6300679 Mukerji et al. Oct 2001 B1
6303981 Moden Oct 2001 B1
6310392 Burns Oct 2001 B1
6313998 Kledzik Nov 2001 B1
6316825 Park et al. Nov 2001 B1
6323060 Isaak Nov 2001 B1
6329708 Komiyama Dec 2001 B1
6336262 Dalal et al. Jan 2002 B1
6351029 Isaak Feb 2002 B1
6360433 Ross Mar 2002 B1
6368896 Farnworth et al. Apr 2002 B2
6376769 Chung Apr 2002 B1
6392162 Karabatsos May 2002 B1
6410857 Gonya Jun 2002 B1
6426240 Isaak Jul 2002 B2
6426549 Isaak Jul 2002 B1
6426560 Kawamura et al. Jul 2002 B1
6433418 Fujisawa et al. Aug 2002 B1
6444490 Bertin et al. Sep 2002 B2
6444921 Wang et al. Sep 2002 B1
6446158 Karabatsos Sep 2002 B1
6449159 Haba Sep 2002 B1
6452826 Kim et al. Sep 2002 B1
6462412 Kamei et al. Oct 2002 B2
6465877 Farnworth et al. Oct 2002 B1
6465893 Khandros et al. Oct 2002 B1
6473308 Forthun Oct 2002 B2
6486544 Hashimoto Nov 2002 B1
6489178 Coyle et al. Dec 2002 B2
6489687 Hashimoto Dec 2002 B1
6492718 Ohmori Dec 2002 B2
6509639 Lin Jan 2003 B1
6514793 Isaak Feb 2003 B2
6528870 Fukatsu et al. Mar 2003 B2
6552910 Moon et al. Apr 2003 B1
6560117 Moon May 2003 B2
6572387 Burns et al. Jun 2003 B2
6576992 Cady et al. Jun 2003 B1
6588095 Pan Jul 2003 B2
6590282 Wang et al. Jul 2003 B1
6600222 Levardo Jul 2003 B1
6614664 Lee Sep 2003 B2
6620651 He et al. Sep 2003 B2
6627984 Bruce et al. Sep 2003 B2
6657134 Spielberger et al. Dec 2003 B2
6660561 Forthun Dec 2003 B2
6677670 Kondo Jan 2004 B2
6683377 Shim et al. Jan 2004 B1
6690584 Uzuka et al. Feb 2004 B2
6699730 Kim et al. Mar 2004 B2
6707684 Andric et al. Mar 2004 B1
6709893 Moden et al. Mar 2004 B2
6768660 Kong et al. Jul 2004 B2
6781240 Choi et al. Aug 2004 B2
6803651 Chiang Oct 2004 B1
6812567 Kim et al. Nov 2004 B2
6833984 Belgacem Dec 2004 B1
6849949 Lyu et al. Feb 2005 B1
6876074 Kim Apr 2005 B2
6884653 Larson Apr 2005 B2
6891729 Ko et al. May 2005 B2
6908792 Bruce et al. Jun 2005 B2
6914324 Rapport et al. Jul 2005 B2
6919626 Burns Jul 2005 B2
20010006252 Kim et al. Jul 2001 A1
20010013423 Dalal et al. Aug 2001 A1
20010015487 Forthun Aug 2001 A1
20010035572 Isaak Nov 2001 A1
20010040793 Inaba Nov 2001 A1
20020006032 Karabatsos Jan 2002 A1
20020030995 Shoji Mar 2002 A1
20020048849 Isaak Apr 2002 A1
20020076919 Peters et al. Jun 2002 A1
20020101261 Karabatsos Aug 2002 A1
20020139577 Miller Oct 2002 A1
20020164838 Moon et al. Nov 2002 A1
20020180022 Emoto Dec 2002 A1
20030016710 Kamoto Jan 2003 A1
20030045025 Coyle et al. Mar 2003 A1
20030049886 Salmon Mar 2003 A1
20030081392 Cady et al. May 2003 A1
20030107118 Pflughaupt et al. Jun 2003 A1
20030109078 Takahashi et al. Jun 2003 A1
20030168725 Warner et al. Sep 2003 A1
20040000708 Rapport et al. Jan 2004 A1
20040021211 Damberg Feb 2004 A1
20040031972 Pflughaupt et al. Feb 2004 A1
20040045159 DiStefano et al. Mar 2004 A1
20040065963 Kamezos Apr 2004 A1
20040075991 Haba et al. Apr 2004 A1
20040099938 Kang et al. May 2004 A1
20040104470 Bang et al. Jun 2004 A1
20040115866 Bang et al. Jun 2004 A1
20040150107 Cha et al. Aug 2004 A1
20040157352 Beroz et al. Aug 2004 A1
20040203190 Pflughaupt et al. Oct 2004 A1
20040217461 Damberg Nov 2004 A1
20040217471 Haba Nov 2004 A1
20040238931 Haba et al. Dec 2004 A1
20040245617 Damberg et al. Dec 2004 A1
20050018495 Bhakta et al. Jan 2005 A1
20050035440 Mohammed Feb 2005 A1
20050040508 Lee Feb 2005 A1
20050133897 Baek et al. Jun 2005 A1
Foreign Referenced Citations (24)
Number Date Country
004215467 Nov 1992 DE
004214102 Dec 1992 DE
0426-303 Oct 1990 EP
461-639 Dec 1991 EP
359088863 May 1984 JP
60-254762 Dec 1985 JP
3641047659 Mar 1986 JP
62-230027 Aug 1987 JP
4-209562 Jul 1992 JP
404368167 Dec 1992 JP
5029534 Feb 1993 JP
63-153849 Jun 1998 JP
2000307029 Nov 2000 JP
2001077294 Mar 2001 JP
2001085592 Mar 2001 JP
2001332683 Nov 2001 JP
2003037246 Feb 2003 JP
2003086760 Mar 2003 JP
2003086761 Mar 2003 JP
2003309247 Oct 2003 JP
2003309246 Oct 2003 JP
2003347475 Dec 2003 JP
2003347503 Dec 2003 JP
WO 03037053 May 2003 WO
Related Publications (1)
Number Date Country
20050062144 A1 Mar 2005 US
Continuations (2)
Number Date Country
Parent 10814530 Mar 2004 US
Child 10963867 US
Parent 10453398 Jun 2003 US
Child 10814530 US
Continuation in Parts (1)
Number Date Country
Parent 10005581 Oct 2001 US
Child 10453398 US