Claims
- 1. A method for manufacturing a semiconductor device having storage capacitors, comprising the following steps:providing a body which includes a semiconductor substrate having steps into a chamber; and etching the body in the chamber by using plasma of an etching gas, while exhausting the chamber by using at least one pump; wherein an effective exhaust speed of the chamber is not less than 600 liters/second; and wherein the effective exhaust speed is defined as follows: 1/S=1/∑n Si+1/Cwhere S is the effective exhaust speed, Si is an exhaust speed of one pump, n is the number of pumps, and C is an exhaust conductance of the chamber.
- 2. A method for manufacturing a semiconductor device according to claim 1,wherein a gas pressure of the chamber is not more than 25 mTorr.
- 3. A method for manufacturing a semiconductor device according to claim 1,wherein a gas pressure of the chamber is not more than 10 mTorr.
- 4. A method for manufacturing a semiconductor device according to claim 1,wherein the body is set at a point other than the ECR point.
- 5. A method for manufacturing a semiconductor device according to claim 1,wherein a reaction product of the body and the etching gas has a quality of deposition with respect to the body.
- 6. A method for manufacturing a semiconductor device according to claim 1,wherein the body has one of silicon, aluminum, tungsten, tungsten-silicide, copper, GaAs, silicon nitride and titanium nitride.
- 7. A method for manufacturing a semiconductor device according to claim 1,wherein the etching gas includes Cl or Br.
- 8. A method for manufacturing a semiconductor device according to claim 1,wherein the residence time of the etching gas in the chamber is not more than 300 msec.
- 9. A method for manufacturing a semiconductor device according to claim 1,wherein a conductance of the chamber is not less than 2000 liters/second.
- 10. A method for manufacturing a semiconductor device having storage capacitors, comprising the following steps:providing a body which includes a semiconductor substrate having steps into a chamber; and etching the body in the chamber by using plasma of an etching gas, while exhausting the chamber; wherein an effective exhaust speed of the chamber is not less than 600 liters/second; and wherein a conductance of the chamber is not less than 2000 liters/second.
- 11. A method for manufacturing a semiconductor device according to claim 10,wherein a gas pressure of the chamber is not more than 25 mTorr.
- 12. A method for manufacturing a semiconductor device according to claim 10,wherein a gas pressure of the chamber is not more than 10 mTorr.
- 13. A method for manufacturing a semiconductor device according to claim 10,wherein the body is set at a point other than the ECR point.
- 14. A method for manufacturing a semiconductor device according to claim 10,wherein a reaction product of the body and the etching gas has a quality of deposition with respect to the body.
- 15. A method for manufacturing a semiconductor device according to claim 10,wherein the body has one of silicon, aluminum, tungsten, tungsten-silicide, copper, GaAs, silicon nitride, and titanium nitride.
- 16. A method for manufacturing a semiconductor device according to claim 10,wherein the etching gas includes Cl or Br.
- 17. A method for manufacturing a semiconductor device according to claim 10,wherein the residence time of the etching gas in the chamber is not more than 300 msec.
- 18. A method for manufacturing a semiconductor device according to claim 10,wherein the effective exhaust speed of the chamber is not less than 800 liters/second.
Priority Claims (4)
Number |
Date |
Country |
Kind |
3-071464 |
Apr 1991 |
JP |
|
4-003675 |
Jan 1992 |
JP |
|
4-061736 |
Mar 1992 |
JP |
|
4-068098 |
Mar 1992 |
JP |
|
Parent Case Info
This is continuation application of U.S. Ser. No. 09/480,477, filed Jan. 11, 2000, now U.S. Pat. No. 6,136,721, which is a continuation application of U.S. Ser. No. 09/063,406, filed Apr. 21, 1998, now U.S. Pat. No. 6,008,133, which is a divisional application of U.S. Ser. No. 08/861,600, filed May 22, 1997, now U.S. Pat. No. 5,795,832, which is a divisional application of U.S. Ser. No. 08/570,689, filed Dec. 11, 1995, now U.S. Pat. No. 5,650,038, which is a divisional application of Ser. No. 08/301,388, filed Sep. 7, 1994, now U.S. Pat. No. 5,474,650, which is a a continuation-in-part application of U.S. patent application Ser. No. 08/176,461, filed Jan. 3, 1994, now U.S. Pat. No. 5,354,418, which is a divisional application of U.S. patent application Ser. No. 08/034,126, filed Mar. 18, 1993, now U.S. Pat. No. 5,318,667, which is a continuation-in-part application of U.S. patent application Ser. No. 07/859,336, filed Mar. 27, 1992, now U.S. Pat. No. 5,242,539, the disclosures of all of which are incorporated by reference.
US Referenced Citations (8)
Foreign Referenced Citations (8)
Number |
Date |
Country |
119455 |
Sep 1984 |
EP |
272140 |
Jun 1988 |
EP |
283306 |
Sep 1988 |
EP |
407169 |
Jan 1991 |
EP |
61-61423 |
Mar 1986 |
JP |
63-65628 |
Mar 1988 |
JP |
64-32633 |
Feb 1989 |
JP |
2-105413 |
Apr 1990 |
JP |
Non-Patent Literature Citations (14)
Entry |
Abstract Nos. 26p-ZF-1, 26p-ZF-4, 28p-ZF-9, 51st Japan Society of Applied Physics Autumn Meeting, 1990, pp. 462-463. |
Arikado et al, “AI Tapered Etching Technology Using 10-3 Torr Magnetron Discharge Reactive Ion Etching”, Proceedings of Symposium on Dry Process, 1986, pp. 48-52. |
Kimura et al, “Local Etched Profile Anomaly In ECR Plasma Etching”, The Electrochemical Society Spring Meeting, 191, Extended Abstracts, 91-1, pp. 670-671. |
K. Ono et al, “Plasma Chemical View of Magnetron and Reactive Ion Etching of Si with Cl”, Japanese Journal of Applied Physics, vol. 29, No. 10, Oct. 1990, pp. 2229-2235. |
C. Dominguez et al, “Analysis of the Low Pressure Gas Composition in the Etching of Silicon”, Journal of the Electrochemical Society, vol. 134, No. 1, Jan. 1987, pp. 202-205. |
M. Gross et al, “Modeling of Sloped Sidewalls Formed by Simultaneous Etching and Deposition”, Journal of Vacuum Science & Technology: Part B, vol. 7, No. 3, May 1989, pp. 534-541. |
S.C. McNevin, “Radio Frequency Plasma Etching of Si/Si02: Improvements Resulting from the Time Modulation of the Processing Gases”, J. Vac. Sci. Technol., Part B, vol. 8, 1990, pp. 1185-1191. |
Patent Abstracts of Japan, Abstract of JP-A-2052428, vol. 14, No. 218 (E-925), May 9, 1990. |
C. Takahashi et al, “An Electron Cyclotron Resonance Plasma Deposition Technique Employing Magnetron Mode Sputtering”, J. Vac. Sci. Technol., Part A, vol. 6, No. 4, 1988, pp. 2348-2352. |
S. Samukawa, “Perfect Selective, Highly Anisotropic, and High Rate ECR Plasma Etching for N + Poly-Si and WSix/Poly-Si”, Extended Abstracts of the 22nd (1990 International) Conference on Solid State Devices and Materials, 1990, pp. 207-210. |
D. Widmann et al, “Technologie Hochintegrierter Schaltungen” (Halbleiter-Elektronik, Bd. 19), 1988, Springer-Verlag, Berlin, DE, pp. 193-207. |
S.M. Sze, “VLSI Technology”, 2nd Edition, 1988, McGraw-Hill Book Company, New York, pp. 212-220. |
K. Tsujimoto et al, “High-Gas-Flow Rate Microwave Plasma Etching”, Proceedings of Symposium on Dry Process, 1992, pp. 49-54. |
K. Tsujimoto et al, “Novel Short-Gas-Residence-Time ECR Plasma Etching”, Proceedings of the Third Electronics, Information and Systems Conference, pp. 125-128. |
Continuations (2)
|
Number |
Date |
Country |
Parent |
09/480477 |
Jan 2000 |
US |
Child |
09/648772 |
|
US |
Parent |
09/063406 |
Apr 1998 |
US |
Child |
09/480477 |
|
US |
Continuation in Parts (2)
|
Number |
Date |
Country |
Parent |
08/176461 |
Jan 1994 |
US |
Child |
08/301388 |
|
US |
Parent |
07/859336 |
Mar 1992 |
US |
Child |
08/034126 |
|
US |