Method to form a 3D integrated circuit

Description

BACKGROUND OF THE INVENTION
1. Field of the Invention

The present invention relates to the general field of Integrated Circuit (IC) devices and fabrication methods, and more particularly to multilayer or Three Dimensional Integrated Circuit (3D IC) devices and fabrication methods.

2. Discussion of Background Art

Semiconductor manufacturing is known to improve device density in an exponential manner over time, but such improvements come with a price. The mask set cost required for each new process technology has also been increasing exponentially. While 20 years ago a mask set cost less than $20,000, it is now quite common to be charged more than $1M for today's state of the art device mask set.

These changes represent an increasing challenge primarily to custom products, which tend to target smaller volume and less diverse markets therefore making the increased cost of product development very hard to accommodate.

Over the past 40 years, there has been a dramatic increase in functionality and performance of Integrated Circuits (ICs). This has largely been due to the phenomenon of “scaling”; i.e., component sizes such as lateral and vertical dimensions within ICs have been reduced (“scaled”) with every successive generation of technology. There are two main classes of components in Complementary Metal Oxide Semiconductor (CMOS) ICs, namely transistors and wires. With “scaling”, transistor performance and density typically improve and this has contributed to the previously-mentioned increases in IC performance and functionality. However, wires (interconnects) that connect together transistors degrade in performance with “scaling”. The situation today is that wires dominate the performance, functionality and power consumption of ICs.

3D stacking of semiconductor devices or chips is one avenue to tackle the wire issues. By arranging transistors in 3 dimensions instead of 2 dimensions (as was the case in the 1990s), the transistors in ICs can be placed closer to each other. This reduces wire lengths and keeps wiring delay low.

There are many techniques to construct 3D stacked integrated circuits or chips including:

- Through-silicon via (TSV) technology: Multiple layers of transistors (with or without wiring levels) can be constructed separately. Following this, they can be bonded to each other and connected to each other with through-silicon vias (TSVs).
- Monolithic 3D technology: With this approach, multiple layers of transistors and wires can be monolithically constructed. Some monolithic 3D and 3DIC approaches are described in U.S. Pat. Nos. 8,273,610, 8,298,875, 8,362,482, 8,378,715, 8,379,458, 8,450,804, 8,557,632, 8,574,929, 8,581,349, 8,642,416, 8,669,778, 8,674,470, 8,687,399, 8,742,476, 8,803,206, 8,836,073, 8,902,663, 8,994,404, 9,023,688, 9,029,173, 9,030,858, 9,117,749, 9,142,553, 9,219,005, 9,385,058, 9,406,670, 9,460,978, 9,509,313, 9,640,531, 9,691,760, 9,711,407, 9,721,927, 9,799,761, 9,871,034, 9,953,870, 9,953,994, 10,014,292, 10,014,318; and pending U.S. Patent Application Publications and application Ser. No. 14/642,724, Ser. No. 15/150,395, Ser. No. 15/173,686, 62/651,722; 62/681,249, 62/713,345, 62/770,751, 62/952,222, 2020/0013791, Ser. No. 16/558,304; and PCT Applications (and Publications): PCT/US2010/052093, PCT/US2011/042071 (WO2012/015550), PCT/US2016/52726 (WO2017053329), PCT/U52017/052359 (WO2018/071143), PCT/U52018/016759 (WO2018144957), and PCT/U52018/52332(WO 2019/060798). The entire contents of the foregoing patents, publications, and applications are incorporated herein by reference.
- Electro-Optics: There is also work done for integrated monolithic 3D including layers of different crystals, such as U.S. Pat. Nos. 8,283,215, 8,163,581, 8,753,913, 8,823,122, 9,197,804, 9,419,031 and 9,941,319. The entire contents of the foregoing patents, publications, and applications are incorporated herein by reference.

In landmark papers at VLSI 2007 and IEDM 2007, Toshiba presented techniques to construct 3D memories which they called-BiCS. Many of the memory vendors followed that work by variation and alternatives mostly for non-volatile memory applications, such as now being referred to as 3D-NAND. They provide an important manufacturing advantage of being able to utilize one, usually ‘critical’, lithography step for the patterning of multiple layers. The vast majority of these 3D Memory schemes use poly-silicon for the active memory cell channel which suffers from higher cell to cell performance variations and lower drive than a cell with a monocrystalline channel In at least our U.S. Pat. Nos. 8,026,521, 8,114,757, 8,687,399, 8,379,458, and 8,902,663, incorporated herein by reference, we presented multiple 3D memory structures generally constructed by successive layer transfers using ion cut techniques. In this work we are presenting methods and structures to construct 3D memory with monocrystalline channels constructed by successive layer transfers. This structure provides the benefit of multiple layers being processed by one lithography step with many of the benefits of a monocrystalline channel, and provides overall lower construction costs.

Additionally some embodiments of the invention may provide innovative alternatives for multi layer 3D IC technology. As on-chip interconnects are becoming the limiting factor for performance and power enhancement with device scaling, 3D IC may be an important technology for future generations of ICs. Currently the only viable technology for 3D IC is to finish the IC by the use of Through-Silicon-Via (TSV). The problem with TSVs is that they are relatively large (a few microns each in area) and therefore may lead to highly limited vertical connectivity. The current invention may provide multiple alternatives for 3D IC with at least an order of magnitude improvement in vertical connectivity.

Other techniques could also be used such as employing Silicon On Insulator (SOI) technology. In U.S. Pat. Nos. 6,355,501 and 6,821,826, both assigned to IBM, a multilayer three-dimensional Complementary Metal-Oxide-Semiconductor (CMOS) Integrated Circuit is proposed. It suggests bonding an additional thin SOI wafer on top of another SOI wafer forming an integrated circuit on top of another integrated circuit and connecting them by the use of a through-silicon-via, or thru layer via (TLV). Substrate supplier Soitec SA, of Bernin, France is now offering a technology for stacking of a thin layer of a processed wafer on top of a base wafer.

Integrating top layer transistors above an insulation layer is not common in an IC because the quality and density of prior art top layer transistors are inferior to those formed in the base (or substrate) layer. The substrate may be formed of mono-crystalline silicon and may be ideal for producing high density and high quality transistors, and hence preferable. There are some applications where it has been suggested to build memory cells using such transistors as in U.S. Pat. Nos.: 6,815,781, 7,446,563 and a portion of an SRAM based FPGA such as in U.S. Pat. Nos. 6,515,511 and 7,265,421.

Embodiments of the current invention seek to take advantage of the top layer transistor to provide a much higher density antifuse-based programmable logic. An additional advantage for such use will be the option to further reduce cost in high volume production by utilizing custom mask(s) to replace the antifuse function, thereby eliminating the top layer(s) anti-fuse programming logic altogether.

Additionally some embodiments of the invention may provide innovative alternatives for multi layer 3D IC technology. As on-chip interconnects are becoming the limiting factor for performance and power enhancement with device scaling, 3D IC may be an important technology for future generations of ICs. Currently the only viable technology for 3D IC is to finish the IC by the use of Through-Silicon-Via (TSV). The problem with TSVs is that they are relatively large (a few microns each in area) and therefore may lead to highly limited vertical connectivity. The current invention may provide multiple alternatives for 3D IC with an order of magnitude improvement in vertical connectivity.

Constructing future 3D ICs will require new architectures and new ways of thinking In particular, yield and reliability of extremely complex three dimensional systems will have to be addressed, particularly given the yield and reliability difficulties encountered in building complex Application Specific Integrated Circuits (ASIC) of recent deep submicron process generations.

Additionally the 3D technology according to some embodiments of the current invention may enable some very innovative IC alternatives with reduced development costs, increased yield, and other important benefits.

SUMMARY

The invention relates to multilayer or Three Dimensional Integrated Circuit (3D IC) devices and fabrication methods.

In one aspect, a method to form a 3D integrated circuit, the method comprising: providing a first wafer comprising a first crystalline substrate, a plurality of first transistors, and first copper interconnecting layers, wherein said first copper interconnecting layers at least interconnect said plurality of first transistors; providing a second wafer comprising a second crystalline substrate, a plurality of second transistors, and second copper interconnecting layers, wherein said second copper interconnecting layers at least interconnect said plurality of second transistors; and then performing a face-to-face bonding of said second wafer on top of said first wafer, wherein said face-to-face bonding comprises copper to copper bonding; and thinning said second crystalline substrate to a thickness of less than 5 micro-meters.

In another aspect, a method to form a 3D integrated circuit, the method comprising: providing a first wafer comprising a first crystalline substrate, a plurality of first transistors, and first copper interconnecting layers, wherein said first copper interconnecting layers at least interconnect said plurality of first transistors; providing a second wafer comprising a second crystalline substrate, a plurality of second transistors, and second copper interconnecting layers, wherein said second copper interconnecting layers at least interconnect said plurality of second transistors; and then performing a face-to-face bonding of said second wafer on top of said first wafer, wherein said face-to-face bonding comprises copper to copper bonding; and then thinning said second crystalline substrate; and forming vias through said second crystalline substrate, wherein said vias have a radius of less than 1 micro-meter.

In another aspect, a method to form a 3D integrated circuit, the method comprising: providing a first wafer comprising a first crystalline substrate, a plurality of first transistors, and first copper interconnecting layers, wherein said first copper interconnecting layers at least interconnect said plurality of first transistors; providing a second wafer comprising a second crystalline substrate, a plurality of second transistors, and second copper interconnecting layers, wherein said second copper interconnecting layers at least interconnect said plurality of second transistors; and then performing a face-to-face bonding of said second wafer on top of said first wafer, wherein said face-to-face bonding comprises copper to copper bonding; and thinning said second crystalline substrate to a thickness of less than 20 micro-meters.

Additionally there is a growing need to reduce the impact of inter-chip interconnects. In fact, interconnects are now dominating IC performance and power. One solution to shorten interconnect may be to use a 3D IC. Currently, the only known way for general logic 3D IC is to integrate finished device one on top of the other by utilizing Through-Silicon-Vias as now called TSVs. The problem with TSVs is that their large size, usually a few microns each, may severely limit the number of connections that can be made. Some embodiments of the current invention may provide multiple alternatives to constructing a 3D IC wherein many connections may be made less than one micron in size, thus enabling the use of 3D IC technology for most device applications.

Additionally some embodiments of this invention may offer new device alternatives by utilizing the proposed 3D IC technology.

BRIEF DESCRIPTION OF THE DRAWINGS

Various embodiments of the present invention will be understood and appreciated more fully from the following detailed description, taken in conjunction with the drawings in which:

FIG. 1 is a drawing illustration of a layer transfer process flow;

FIGS. 2A, 2B are device simulations of a junction-less transistor;

FIGS. 3A-3M are drawing illustrations of the formation of a resistive memory transistor;

FIGS. 4A-4M are drawing illustrations of the formation of a resistive memory transistor;

FIGS. 5A-5J are drawing illustrations of the formation of a resistive memory transistor with periphery on top;

FIG. 6 is a drawing illustration of a metal interconnect stack prior art;

FIG. 7 is a drawing illustration of a metal interconnect stack;

FIG. 8 is an exemplary illustration of some additional embodiments and combinations of devices, circuits, paths, and connections of a 3D device;

FIG. 9 is a drawing illustration of a programmable device layers structure;

FIG. 9A is a drawing illustration of a programmable device layers structure;

FIG. 9B-9I are drawing illustrations of the preprocessed wafers and layers and generalized layer transfer;

FIG. 10A through 10F are a drawing illustration of one reticle site on a wafer;

FIG. 11A through 11E are a drawing illustration of Configurable system;

FIG. 12 a drawing illustration of a flow chart for 3D logic partitioning;

FIG. 13 is a drawing illustration of a layer transfer process flow;

FIG. 14 is a drawing illustration of an underlying programming circuits;

FIG. 15 is a drawing illustration of an underlying isolation transistors circuits;

FIG. 16A is a topology drawing illustration of underlying back bias circuitry;

FIG. 16B is a drawing illustration of underlying back bias circuits;

FIG. 16C is a drawing illustration of power control circuits

FIG. 16D is a drawing illustration of probe circuits

FIG. 17 is a drawing illustration of an underlying SRAM;

FIG. 18A is a drawing illustration of an underlying I/O;

FIG. 18B is a drawing illustration of side “cut”;

FIG. 18C is a drawing illustration of a 3D IC system;

FIG. 18D is a drawing illustration of a 3D IC processor and DRAM system;

FIG. 18E is a drawing illustration of a 3D IC processor and DRAM system;

FIG. 18F is a drawing illustration of a custom SOI wafer used to build through-silicon connections;

FIG. 18G is a drawing illustration of a prior art method to make through-silicon vias;

FIG. 18H is a drawing illustration of a process flow for making custom SOI wafers;

FIG. 18I is a drawing illustration of a processor-DRAM stack;

FIG. 18J is a drawing illustration of a process flow for making custom SOI wafers;

FIG. 19A-19D are drawing illustrations of an advanced TSV flow; and

FIG. 20A-20C are drawing illustrations of an advanced TSV multi-connections flow.

DETAILED DESCRIPTION

Embodiments of the present invention are now described with reference to the drawing figures. Persons of ordinary skill in the art will appreciate that the description and figures illustrate rather than limit the invention and that in general the figures are not drawn to scale for clarity of presentation. Such skilled persons will also realize that many more embodiments are possible by applying the inventive principles contained herein and that such embodiments fall within the scope of the invention which is not to be limited except by the appended claims.

Some drawing figures may describe process flows for fabricating devices. The process flows, which may be a sequence of steps for fabricating a device, may have many structures, numerals and labels that may be common between two or more successive steps. In such cases, some labels, numerals and structures used for a certain step's figure may have been described in the previous steps' figures.

A technology for creating layer stacks or overlying or underlying circuitry is to use the “SmartCut” process. The “SmartCut” process is a well understood technology used for fabrication of SOI wafers. The “SmartCut” process, together with wafer bonding technology, enables a “Layer Transfer” whereby a thin layer of a single or mono-crystalline silicon wafer is transferred from one wafer to another wafer. The “Layer Transfer” could be done at less than 400° C. and the resultant transferred layer could be even less than 100 nm thick. The process with some variations and under different names is commercially available by two companies, namely, Soitec (Crolles, France) and SiGen—Silicon Genesis Corporation (San Jose, Calif.). A room temperature wafer bonding process utilizing ion-beam preparation of the wafer surfaces in a vacuum has been recently demonstrated by Mitsubishi Heavy Industries Ltd., Tokyo, Japan. This process allows room temperature layer transfer.

Alternatively, other technology may be used. For example, other technologies may be utilized for layer transfer as described in, for example, IBM's layer transfer method shown at IEDM 2005 by A. W. Topol, et. al. The IBM's layer transfer method employs a SOI technology and utilizes glass handle wafers. The donor circuit may be high-temperature processed on an SOI wafer, temporarily bonded to a borosilicate glass handle wafer, backside thinned by chemical mechanical polishing of the silicon and then the Buried Oxide (BOX) is selectively etched off The now thinned donor wafer is subsequently aligned and low-temperature oxide-to-oxide bonded to the acceptor wafer topside. A low temperature release of the glass handle wafer from the thinned donor wafer is performed, and then thru bond via connections are made. Additionally, epitaxial liftoff (ELO) technology as shown by P. Demeester, et. al, of IMEC in Semiconductor Science Technology 1993 may be utilized for layer transfer. ELO makes use of the selective removal of a very thin sacrificial layer between the substrate and the layer structure to be transferred. The to-be-transferred layer of GaAs or silicon may be adhesively ‘rolled’ up on a cylinder or removed from the substrate by utilizing a flexible carrier, such as, for example, black wax, to bow up the to-be-transferred layer structure when the selective etch, such as, for example, diluted Hydrofluoric (HF) Acid, etches the exposed release layer, such as, for example, silicon oxide in SOI or AlAs. After liftoff, the transferred layer is then aligned and bonded to the desired acceptor substrate or wafer. The manufacturability of the ELO process for multilayer layer transfer use was recently improved by J. Yoon, et. al., of the University of Illinois at Urbana-Champaign as described in Nature May 20, 2010.

Canon developed a layer transfer technology called ELTRAN—Epitaxial Layer TRANsfer from porous silicon. ELTRAN may be utilized. The Electrochemical Society Meeting abstract No. 438 from year 2000 and the JSAP International July 2001 paper show a seed wafer being anodized in an HF/ethanol solution to create pores in the top layer of silicon, the pores are treated with a low temperature oxidation and then high temperature hydrogen annealed to seal the pores. Epitaxial silicon may then be deposited on top of the porous silicon and then oxidized to form the SOI BOX. The seed wafer may be bonded to a handle wafer and the seed wafer may be split off by high pressure water directed at the porous silicon layer. The porous silicon may then be selectively etched off leaving a uniform silicon layer.

FIG. 1 is a drawing illustration of a layer transfer process flow. In another alternative of the invention, “Layer-Transfer” is used for construction of the underlying circuitry 814. 102 is a wafer that was processed to construct the underlying circuitry. The wafer 102 could be of the most advanced process or more likely a few generations behind. It could comprise the programming circuits 814 and other useful structures and may be a preprocessed CMOS silicon wafer, or a partially processed CMOS, or other prepared silicon or semiconductor substrate. Wafer 102 may also be called an acceptor substrate or a target wafer. An oxide layer 112 is then deposited on top of the wafer 102 and then is polished for better planarization and surface preparation. A donor wafer 106 is then brought in to be bonded to 102. The surfaces of both donor wafer 106 and wafer 102 may be pre-processed for low temperature bonding by various surface treatments, such as an RCA pre-clean that may comprise dilute ammonium hydroxide or hydrochloric acid, and may include plasma surface preparations to lower the bonding energy and enhance the wafer to wafer bond strength. The donor wafer 106 is pre-prepared for “SmartCut” by an ion implant of an atomic species, such as H+ ions, at the desired depth to prepare the SmartCut line 108. SmartCut line 108 may also be called a layer transfer demarcation plane, shown as a dashed line. The SmartCut line 108 or layer transfer demarcation plane may be formed before or after other processing on the donor wafer 106. Donor wafer 106 may be bonded to wafer 102 by bringing the donor wafer 106 surface in physical contact with the wafer 102 surface, and then applying mechanical force and/or thermal annealing to strengthen the oxide to oxide bond. Alignment of the donor wafer 106 with the wafer 102 may be performed immediately prior to the wafer bonding. Acceptable bond strengths may be obtained with bonding thermal cycles that do not exceed approximately 400° C. After bonding the two wafers a SmartCut step is performed to cleave and remove the top portion 114 of the donor wafer 106 along the cut layer 108. The cleaving may be accomplished by various applications of energy to the SmartCut line 108, or layer transfer demarcation plane, such as a mechanical strike by a knife or jet of liquid or jet of air, or by local laser heating, or other suitable methods. The result is a 3D wafer 110 which comprises wafer 102 with an added layer 104 of mono-crystalline silicon, or multiple layers of materials. Layer 104 may be polished chemically and mechanically to provide a suitable surface for further processing. Layer 104 could be quite thin at the range of 50-200 nm as desired. The described flow is called “layer transfer”. Layer transfer is commonly utilized in the fabrication of SOI—Silicon On Insulator—wafers. For SOI wafers the upper surface is oxidized so that after “layer transfer” a buried oxide—BOX—provides isolation between the top thin mono-crystalline silicon layer and the bulk of the wafer. The use of an implanted atomic species, such as Hydrogen or Helium or a combination, to create a cleaving plane as described above may be referred to in this document as “ion-cut” and is the preferred and illustrated layer transfer method utilized.

Persons of ordinary skill in the art will appreciate that the illustrations in FIG. 1 are exemplary only and are not drawn to scale. Such skilled persons will further appreciate that many variations are possible such as, for example, a heavily doped (greater than 1e20 atoms/cm3) boron layer or silicon germanium (SiGe) layer may be utilized as an etch stop either within the ion-cut process flow, wherein the layer transfer demarcation plane may be placed within the etch stop layer or into the substrate material below, or the etch stop layers may be utilized without a implant cleave process and the donor wafer may be preferentially etched away until the etch stop layer is reached. Such skilled persons will further appreciate that the oxide layer within an SOI or GeOI donor wafer may serve as the etch stop layer. Many other modifications within the scope of the invention will suggest themselves to such skilled persons after reading this specification. Thus the invention is to be limited only by the appended claims.

One alternative method is to have a thin layer transfer of single crystal silicon which will be used for epitaxial Ge crystal growth using the transferred layer as the seed for the germanium. Another alternative method is to use the thin layer transfer of mono-crystalline silicon for epitaxial growth of GexSi1-x. The percent Ge in Silicon of such layer would be determined by the transistor specifications of the circuitry. Prior art have presented approaches whereby the base silicon is used to crystallize the germanium on top of the oxide by using holes in the oxide to drive crystal or lattice seeding from the underlying silicon crystal. However, it is very hard to do such on top of multiple interconnection layers. By using layer transfer we can have a mono-crystalline layer of silicon crystal on top and make it relatively easy to seed and crystallize an overlying germanium layer. Amorphous germanium could be conformally deposited by CVD at 300° C. and pattern aligned to the underlying layer, such as a pre-processed wafer or layer, and then encapsulated by a low temperature oxide. A short microsecond-duration heat pulse melts the Ge layer while keeping the underlying structure below 400° C. The Ge/Si interface will start the crystal or lattice epitaxial growth to crystallize the germanium or GexSi1-x layer. Then implants are made to form Ge transistors and activated by laser pulses without damaging the underlying structure taking advantage of the low activation temperature of dopants in germanium.

Another class of devices that may be constructed partly at high temperature before layer transfer to a substrate with metal interconnects and then completed at low temperature after layer transfer is a junction-less transistor (JLT). For example, in deep sub micron processes copper metallization is utilized, so a high temperature would be above approximately 400° C., whereby a low temperature would be approximately 400° C. and below. The junction-less transistor structure avoids the sharply graded junctions needed as silicon technology scales, and provides the ability to have a thicker gate oxide for an equivalent performance when compared to a traditional MOSFET transistor. The junction-less transistor is also known as a nanowire transistor without junctions, or gated resistor, or nanowire transistor as described in a paper by Jean-Pierre Colinge, et. al., published in Nature Nanotechnology on Feb. 21, 2010. The junction-less transistors may be constructed whereby the transistor channel is a thin solid piece of evenly and heavily doped single crystal silicon. The doping concentration of the channel may be identical to that of the source and drain. The considerations may include the nanowire channel must be thin and narrow enough to allow for full depletion of the carriers when the device is turned off, and the channel doping must be high enough to allow a reasonable current to flow when the device is on. These considerations may lead to tight process variation boundaries for channel thickness, width, and doping for a reasonably obtainable gate work function and gate oxide thickness.

One of the challenges of a junction-less transistor device is turning the channel off with minimal leakage at a zero gate bias. To enhance gate control over the transistor channel, the channel may be doped unevenly; whereby the heaviest doping is closest to the gate or gates and the channel doping is lighter the farther away from the gate electrode. One example would be where the center of a 2, 3, or 4 gate sided junction-less transistor channel is more lightly doped than the edges. This may enable much lower off currents for the same gate work function and control. FIGS. 52A and 52B show, on logarithmic and linear scales respectively, simulated drain to source current Ids as a function of the gate voltage Vg for various junction-less transistor channel dopings where the total thickness of the n-channel is 20 nm. Two of the four curves in each figure correspond to evenly doping the 20 nm channel thickness to 1E17 and 1E18 atoms/cm3, respectively. The remaining two curves show simulation results where the 20 nm channel has two layers of 10 nm thickness each. In the legend denotations for the remaining two curves, the first number corresponds to the 10 nm portion of the channel that is the closest to the gate electrode. For example, the curve D=1E18/1E17 shows the simulated results where the 10 nm channel portion doped at 1E18 is closest to the gate electrode while the 10 nm channel portion doped at 1E17 is farthest away from the gate electrode. In FIG. 2A, curves 202 and 204 correspond to doping patterns of D=1E18/1E17 and D=1E17/1E18, respectively. According to FIG. 52A, at a Vg of 0 volts, the off current for the doping pattern of D=1E18/1E17 is approximately 50 times lower than that of the reversed doping pattern of D=1E17/1E18. Likewise, in FIG. 52B, curves 206 and 208 correspond to doping patterns of D=1E18/1E17 and D=1E17/1E18, respectively. FIG. 52B shows that at a Vg of 1 volt, the Ids of both doping patterns are within a few percent of each other.

The junction-less transistor channel may be constructed with even, graded, or discrete layers of doping. The channel may be constructed with materials other than doped mono-crystalline silicon, such as poly-crystalline silicon, or other semi-conducting, insulating, or conducting material, such as graphene or other graphitic material, and may be in combination with other layers of similar or different material. For example, the center of the channel may comprise a layer of oxide, or of lightly doped silicon, and the edges more heavily doped single crystal silicon. This may enhance the gate control effectiveness for the off state of the resistor, and may also increase the on-current due to strain effects on the other layer or layers in the channel Strain techniques may also be employed from covering and insulator material above, below, and surrounding the transistor channel and gate. Lattice modifiers may also be employed to strain the silicon, such as an embedded SiGe implantation and anneal. The cross section of the transistor channel may be rectangular, circular, or oval shaped, to enhance the gate control of the channel Alternatively, to optimize the mobility of the P-channel junction-less transistor in the 3D layer transfer method, the donor wafer may be rotated 90 degrees with respect to the acceptor wafer prior to bonding to facilitate the creation of the P-channel in the <110> silicon plane direction.

Novel monolithic 3D memory technologies utilizing material resistance changes may be constructed in a similar manner. There are many types of resistance-based memories including phase change memory, Metal Oxide memory, resistive RAM (RRAM), memristors, solid-electrolyte memory, ferroelectric RAM, MRAM, etc. Background information on these resistive-memory types is given in “Overview of candidate device technologies for storage-class memory,” IBM Journal of Research and Development, vol. 52, no. 4.5, pp. 449-464, July 2008 by Burr, G. W., et. al. The contents of this document are incorporated in this specification by reference.

The monolithic 3D integration concepts described in this patent application can lead to novel embodiments of poly-crystalline silicon based memory architectures. While the below concepts in FIGS. 3 and 4 are explained by using resistive memory architectures as an example, it will be clear to one skilled in the art that similar concepts can be applied to the NAND flash, charge trap, and DRAM memory architectures and process flows described previously in this patent application's parent (U.S. application Ser. No. 12/900,379, issued as U.S. Pat. No. 8,395,191) or other of the incorporated by reference documents.

As illustrated in FIGS. 3A to 3K, a resistance-based zero additional masking steps per memory layer 3D memory may be constructed that is suitable for 3D IC manufacturing. This 3D memory utilizes junction-less transistors and has a resistance-based memory element in series with a select or access transistor.

As illustrated in FIG. 3A, a silicon substrate with peripheral circuitry 302 may be constructed with high temperature (greater than approximately 400° C.) resistant wiring, such as, for example, Tungsten. The peripheral circuitry substrate 302 may include memory control circuits as well as circuitry for other purposes and of various types, such as, for example, analog, digital, RF, or memory. The peripheral circuitry substrate 302 may include peripheral circuits that can withstand an additional rapid-thermal-anneal (RTA) and still remain operational and retain good performance. For this purpose, the peripheral circuits may be formed such that they have had a weak RTA or no RTA for activating dopants. The top surface of the peripheral circuitry substrate 302 may be prepared for oxide wafer bonding with a deposition of a silicon oxide 304, thus forming acceptor wafer 314.

As illustrated in FIG. 3B, a mono-crystalline silicon donor wafer 312 may be optionally processed to include a wafer sized layer of N+ doping (not shown) which may have a different dopant concentration than the N+ substrate 306. The N+ doping layer may be formed by ion implantation and thermal anneal. A screen oxide 308 may be grown or deposited prior to the implant to protect the silicon from implant contamination and to provide an oxide surface for later wafer to wafer bonding. A layer transfer demarcation plane 310 (shown as a dashed line) may be formed in donor wafer 312 within the N+ substrate 306 or the N+ doping layer (not shown) by hydrogen implantation or other methods as previously described. Both the donor wafer 312 and acceptor wafer 314 may be prepared for wafer bonding as previously described and then bonded at the surfaces of oxide layer 304 and oxide layer 308, at a low temperature (less than approximately 400° C.) preferred for lowest stresses, or a moderate temperature (less than approximately 900° C.).

As illustrated in FIG. 3C, the portion of the N+ layer (not shown) and the N+ wafer substrate 306 that are above the layer transfer demarcation plane 310 may be removed by cleaving and polishing, or other processes as previously described, such as, for example, ion-cut or other methods, thus forming the remaining mono-crystalline silicon N+ layer 306′. Remaining N+ layer 306′ and oxide layer 308 have been layer transferred to acceptor wafer 314. The top surface of N+ layer 306′ may be chemically or mechanically polished smooth and flat. Now transistors or portions of transistors may be formed and aligned to the acceptor wafer 314 alignment marks (not shown). Oxide layer 320 may be deposited to prepare the surface for later oxide to oxide bonding, leading to the formation of the first Si/SiO2 layer 323 that includes silicon oxide layer 320, N+ silicon layer 306′, and oxide layer 308.

As illustrated in FIG. 3D, additional Si/SiO2 layers, such as, for example, second Si/SiO2 layer 325 and third Si/SiO2 layer 327, may each be formed as described in FIGS. 3A to 3C. Oxide layer 329 may be deposited to electrically isolate the top N+ silicon layer.

As illustrated in FIG. 3E, oxide 329, third Si/SiO2 layer 327, second Si/SiO2 layer 325 and first Si/SiO2 layer 323 may be lithographically defined and plasma/RIE etched to form a portion of the memory cell structure, which now includes regions of N+ silicon 326 and oxide 322.

As illustrated in FIG. 3F, a gate dielectric and gate electrode material may be deposited, planarized with a chemical mechanical polish (CMP), and then lithographically defined and plasma/RIE etched to form gate dielectric regions 328 which may either be self aligned to and covered by gate electrodes 330 (shown), or cover the entire N+ silicon 326 and oxide 322 multi-layer structure. The gate stack including gate electrode 330 and gate dielectric 328 may be formed with a gate dielectric, such as, for example, thermal oxide, and a gate electrode material, such as, for example, poly-crystalline silicon. Alternatively, the gate dielectric may be an atomic layer deposited (ALD) material that is paired with a work function specific gate metal according to an industry standard of high k metal gate process schemes described previously. Moreover, the gate dielectric may be formed with a rapid thermal oxidation (RTO), a low temperature oxide deposition or low temperature microwave plasma oxidation of the silicon surfaces and then a gate electrode such as, for example, tungsten or aluminum may be deposited.

As illustrated in FIG. 3G, the entire structure may be covered with a gap fill oxide 332, which may be planarized with chemical mechanical polishing. The oxide 332 is shown transparent in the figure for clarity, along with word-line regions (WL) 350, coupled with and composed of gate electrodes 330, and source-line regions (SL) 352, composed of N+ silicon regions 326.

As illustrated in FIG. 3H, bit-line (BL) contacts 334 may be lithographically defined, etched along with plasma/RIE through oxide 332, the three N+ silicon regions 326, and associated oxide vertical isolation regions to connect all memory layers vertically. BL contacts 334 may then be processed by a photoresist removal. Resistance change memory material 338, such as, for example, hafnium oxide, may then be deposited, preferably with atomic layer deposition (ALD). The electrode for the resistance change memory element may then be deposited by ALD to form the electrode/BL contact 334. The excess deposited material may be polished to planarity at or below the top of oxide 332. Each BL contact 334 with resistive change material 338 may be shared among substantially all layers of memory, shown as three layers of memory in FIG. 3H.

As illustrated in FIG. 3I, BL metal lines 336 may be formed and connect to the associated BL contacts 334 with resistive change material 338. Contacts and associated metal interconnect lines (not shown) may be formed for the WL and SL at the memory array edges. A thru layer via 360 (not shown) may be formed to electrically couple the BL, SL, and WL metallization to the acceptor substrate 314 peripheral circuitry via an acceptor wafer metal connect pad 380 (not shown).

FIG. 3K shows a cross sectional cut II of FIG. 3J, while FIG. 3L shows a cross-sectional cut III of FIG. 3J. FIG. 3K shows BL metal line 336, oxide 332, BL contact/electrode 334, resistive change material 338, WL regions 350, gate dielectric 328, N+ silicon regions 326, and peripheral circuits substrate 302. The BL contact/electrode 334 couples to one side of the three levels of resistive change material 338. The other side of the resistive change material 338 is coupled to N+ regions 326. FIG. 3L shows BL metal lines 336, oxide 332, gate electrode 330, gate dielectric 328, N+ silicon regions 326, interlayer oxide region (‘ox’), and peripheral circuits substrate 302. The gate electrode 330 is common to substantially all six N+ silicon regions 326 and forms six two-sided gated junction-less transistors as memory select transistors.

As illustrated in FIG. 3M, a single exemplary two-sided gate junction-less transistor on the first Si/SiO2 layer 323 may include N+ silicon region 326 (functioning as the source, drain, and transistor channel), and two gate electrodes 330 with associated gate dielectrics 328. The transistor is electrically isolated from beneath by oxide layer 308.

This flow may enable the formation of a resistance-based multi-layer or 3D memory array with zero additional masking steps per memory layer, which utilizes junction-less transistors and has a resistance-based memory element in series with a select transistor, and is constructed by layer transfers of wafer sized doped mono-crystalline silicon layers, and this 3D memory array may be connected to an underlying multi-metal layer semiconductor device.

Persons of ordinary skill in the art will appreciate that the illustrations in FIGS. 3A through 3M are exemplary only and are not drawn to scale. Such skilled persons will further appreciate that many variations are possible such as, for example, the transistors may be of another type such as RCATs. Additionally, doping of each N+ layer may be slightly different to compensate for interconnect resistances. Moreover, the stacked memory layer may be connected to a periphery circuit that is above the memory stack. Further, each gate of the double gate 3D resistance based memory can be independently controlled for better control of the memory cell. Many other modifications within the scope of the invention will suggest themselves to such skilled persons after reading this specification. Thus the invention is to be limited only by the appended claims.

The monolithic 3D integration concepts described in this patent application can lead to novel embodiments of poly-crystalline silicon based memory architectures. While the below concepts in FIGS. 4 and 5 are explained by using resistive memory architectures as an example, it will be clear to one skilled in the art that similar concepts can be applied to the NAND flash, charge trap, and DRAM memory architectures and process flows described previously in this patent application.

As illustrated in FIGS. 4A to 4K, a resistance-based 3D memory with zero additional masking steps per memory layer may be constructed with methods that are suitable for 3D IC manufacturing. This 3D memory utilizes poly-crystalline silicon junction-less transistors that may have either a positive or a negative threshold voltage and has a resistance-based memory element in series with a select or access transistor.

As illustrated in FIG. 4A, a silicon substrate with peripheral circuitry 402 may be constructed with high temperature (greater than approximately 400° C.) resistant wiring, such as, for example, Tungsten. The peripheral circuitry substrate 402 may include memory control circuits as well as circuitry for other purposes and of various types, such as, for example, analog, digital, RF, or memory. The peripheral circuitry substrate 402 may include peripheral circuits that can withstand an additional rapid-thermal-anneal (RTA) and still remain operational and retain good performance. For this purpose, the peripheral circuits may be formed such that they have been subject to a partial or weak RTA or no RTA for activating dopants. Silicon oxide layer 404 is deposited on the top surface of the peripheral circuitry substrate.

As illustrated in FIG. 4B, a layer of N+ doped poly-crystalline or amorphous silicon 406 may be deposited. The amorphous silicon or poly-crystalline silicon layer 406 may be deposited using a chemical vapor deposition process, such as LPCVD or PECVD, or other process methods, and may be deposited doped with N+ dopants, such as Arsenic or Phosphorous, or may be deposited un-doped and subsequently doped with, such as, ion implantation or PLAD (PLasma Assisted Doping) techniques. Silicon Oxide 420 may then be deposited or grown. This now forms the first Si/SiO2 layer 423 which includes N+ doped poly-crystalline or amorphous silicon layer 406 and silicon oxide layer 420.

As illustrated in FIG. 4C, additional Si/SiO2 layers, such as, for example, second Si/SiO2 layer 425 and third Si/SiO2 layer 427, may each be formed as described in FIG. 4B. Oxide layer 429 may be deposited to electrically isolate the top N+ doped poly-crystalline or amorphous silicon layer.

As illustrated in FIG. 4D, a Rapid Thermal Anneal (RTA) is conducted to crystallize the N+ doped poly-crystalline silicon or amorphous silicon layers 406 of first Si/SiO2 layer 423, second Si/SiO2 layer 425, and third Si/SiO2 layer 427, forming crystallized N+ silicon layers 416. Temperatures during this RTA may be as high as approximately 800° C. Alternatively, an optical anneal, such as, for example, a laser anneal, could be performed alone or in combination with the RTA or other annealing processes.

As illustrated in FIG. 4E, oxide 429, third Si/SiO2 layer 427, second Si/SiO2 layer 425 and first Si/SiO2 layer 423 may be lithographically defined and plasma/RIE etched to form a portion of the memory cell structure, which now includes multiple layers of regions of crystallized N+ silicon 426 (previously crystallized N+ silicon layers 416) and oxide 422.

As illustrated in FIG. 4F, a gate dielectric and gate electrode material may be deposited, planarized with a chemical mechanical polish (CMP), and then lithographically defined and plasma/RIE etched to form gate dielectric regions 428 which may either be self aligned to and covered by gate electrodes 430 (shown), or cover the entire crystallized N+ silicon regions 426 and oxide regions 422 multi-layer structure. The gate stack including gate electrode 430 and gate dielectric 428 may be formed with a gate dielectric, such as thermal oxide, and a gate electrode material, such as poly-crystalline silicon. Alternatively, the gate dielectric may be an atomic layer deposited (ALD) material that is paired with a work function specific gate metal according to an industry standard of high k metal gate process schemes described previously. Furthermore, the gate dielectric may be formed with a rapid thermal oxidation (RTO), a low temperature oxide deposition or low temperature microwave plasma oxidation of the silicon surfaces and then a gate electrode such as tungsten or aluminum may be deposited.

As illustrated in FIG. 4G, the entire structure may be covered with a gap fill oxide 432, which may be planarized with chemical mechanical polishing. The oxide 432 is shown transparently in the figure for clarity, along with word-line regions (WL) 450, coupled with and composed of gate electrodes 430, and source-line regions (SL) 452, composed of crystallized N+ silicon regions 426.

As illustrated in FIG. 4H, bit-line (BL) contacts 434 may be lithographically defined, etched with plasma/RIE through oxide 432, the three crystallized N+ silicon regions 426, and associated oxide vertical isolation regions to connect substantially all memory layers vertically, and photoresist removed. Resistance change memory material 438, such as, for example, hafnium oxides or titanium oxides, may then be deposited, preferably with atomic layer deposition (ALD). The electrode for the resistance change memory element may then be deposited by ALD to form the electrode/BL contact 434. The excess deposited material may be polished to planarity at or below the top of oxide 432. Each BL contact 434 with resistive change material 438 may be shared among substantially all layers of memory, shown as three layers of memory in FIG. 4H.

As illustrated in FIG. 4I, BL metal lines 436 may be formed and connected to the associated BL contacts 434 with resistive change material 438. Contacts and associated metal interconnect lines (not shown) may be formed for the WL and SL at the memory array edges. A thru layer via 460 (not shown) may be formed to electrically couple the BL, SL, and WL metallization to the acceptor substrate peripheral circuitry via an acceptor wafer metal connect pad 480 (not shown).

FIG. 4K is a cross sectional cut II view of FIG. 4J, while FIG. 4L is a cross sectional cut III view of FIG. 4J. FIG. 4K shows BL metal line 436, oxide 432, BL contact/electrode 434, resistive change material 438, WL regions 450, gate dielectric 428, crystallized N+ silicon regions 426, and peripheral circuits substrate 402. The BL contact/electrode 434 couples to one side of the three levels of resistive change material 438. The other side of the resistive change material 438 is coupled to crystallized N+ regions 426. FIG. 4L shows BL metal lines 436, oxide 432, gate electrode 430, gate dielectric 428, crystallized N+ silicon regions 426, interlayer oxide region (‘ox’), and peripheral circuits substrate 402. The gate electrode 430 is common to substantially all six crystallized N+ silicon regions 426 and forms six two-sided gated junction-less transistors as memory select transistors.

As illustrated in FIG. 4M, a single exemplary two-sided gated junction-less transistor on the first Si/SiO2 layer 423 may include crystallized N+ silicon region 426 (functioning as the source, drain, and transistor channel), and two gate electrodes 430 with associated gate dielectrics 428. The transistor is electrically isolated from beneath by oxide layer 408.

This flow may enable the formation of a resistance-based multi-layer or 3D memory array with zero additional masking steps per memory layer, which utilizes poly-crystalline silicon junction-less transistors and has a resistance-based memory element in series with a select transistor, and is constructed by layer transfers of wafer sized doped poly-crystalline silicon layers, and this 3D memory array may be connected to an underlying multi-metal layer semiconductor device.

Persons of ordinary skill in the art will appreciate that the illustrations in FIGS. 4A through 4M are exemplary only and are not drawn to scale. Such skilled persons will further appreciate that many variations are possible such as, for example, the RTAs and/or optical anneals of the N+ doped poly-crystalline or amorphous silicon layers 406 as described for FIG. 4D may be performed after each Si/SiO2 layer is formed in FIG. 4C. Additionally, N+ doped poly-crystalline or amorphous silicon layer 406 may be doped P+, or with a combination of dopants and other polysilicon network modifiers to enhance the RTA or optical annealing and subsequent crystallization and lower the N+ silicon layer 416 resistivity. Moreover, doping of each crystallized N+ layer may be slightly different to compensate for interconnect resistances. Furthermore, each gate of the double gated 3D resistance based memory can be independently controlled for better control of the memory cell. Many other modifications within the scope of the invention will suggest themselves to such skilled persons after reading this specification. Thus the invention is to be limited only by the appended claims.

As illustrated in FIGS. 5A to 5I, an alternative embodiment of a resistance-based 3 D memory with zero additional masking steps per memory layer may be constructed with methods that are suitable for 3DIC manufacturing. This 3D memory utilizes poly-crystalline silicon junction-less transistors that may have either a positive or a negative threshold voltage, a resistance-based memory element in series with a select or access transistor, and may have the periphery circuitry layer formed or layer transferred on top of the 3D memory array.

As illustrated in FIG. 5A, a silicon oxide layer 504 may be deposited or grown on top of silicon substrate 502.

As illustrated in FIG. 5B, a layer of N+ doped poly-crystalline or amorphous silicon 506 may be deposited. The amorphous silicon or poly-crystalline silicon layer 506 may be deposited using a chemical vapor deposition process, such as LPCVD or PECVD, or other process methods, and may be deposited doped with N+ dopants, such as, for example, Arsenic or Phosphorous, or may be deposited un-doped and subsequently doped with, such as, for example, ion implantation or PLAD (PLasma Assisted Doping) techniques. Silicon Oxide 520 may then be deposited or grown. This now forms the first Si/SiO2 layer 523 comprised of N+ doped poly-crystalline or amorphous silicon layer 506 and silicon oxide layer 520.

As illustrated in FIG. 5C, additional Si/SiO2 layers, such as, for example, second Si/SiO2 layer 525 and third Si/SiO2 layer 527, may each be formed as described in FIG. 5B. Oxide layer 529 may be deposited to electrically isolate the top N+ doped poly-crystalline or amorphous silicon layer.

As illustrated in FIG. 5D, a Rapid Thermal Anneal (RTA) is conducted to crystallize the N+ doped poly-crystalline silicon or amorphous silicon layers 506 of first Si/SiO2 layer 523, second Si/SiO2 layer 525, and third Si/SiO2 layer 527, forming crystallized N+ silicon layers 516. Alternatively, an optical anneal, such as, for example, a laser anneal, could be performed alone or in combination with the RTA or other annealing processes. Temperatures during this step could be as high as approximately 700° C., and could even be as high as, for example, 1400° C. Since there are no circuits or metallization underlying these layers of crystallized N+ silicon, very high temperatures (such as, for example, 1400° C.) can be used for the anneal process, leading to very good quality poly-crystalline silicon with few grain boundaries and very high carrier mobilities approaching those of mono-crystalline crystal silicon.

As illustrated in FIG. 5E, oxide 529, third Si/SiO2 layer 527, second Si/SiO2 layer 525 and first Si/SiO2 layer 523 may be lithographically defined and plasma/RIE etched to form a portion of the memory cell structure, which now includes multiple layers of regions of crystallized N+ silicon 526 (previously crystallized N+ silicon layers 516) and oxide 522.

As illustrated in FIG. 5F, a gate dielectric and gate electrode material may be deposited, planarized with a chemical mechanical polish (CMP), and then lithographically defined and plasma/RIE etched to form gate dielectric regions 528 which may either be self aligned to and covered by gate electrodes 530 (shown), or cover the entire crystallized N+ silicon regions 526 and oxide regions 522 multi-layer structure. The gate stack including gate electrode 530 and gate dielectric 528 may be formed with a gate dielectric, such as thermal oxide, and a gate electrode material, such as poly-crystalline silicon. Alternatively, the gate dielectric may be an atomic layer deposited (ALD) material that is paired with a work function specific gate metal according to an industry standard of high k metal gate process schemes described previously. Additionally, the gate dielectric may be formed with a rapid thermal oxidation (RTO), a low temperature oxide deposition or low temperature microwave plasma oxidation of the silicon surfaces and then a gate electrode such as tungsten or aluminum may be deposited.

As illustrated in FIG. 5G, the entire structure may be covered with a gap fill oxide 532, which may be planarized with chemical mechanical polishing. The oxide 532 is shown transparently in the figure for clarity, along with word-line regions (WL) 550, coupled with and composed of gate electrodes 530, and source-line regions (SL) 552, composed of crystallized N+ silicon regions 526.

As illustrated in FIG. 5H, bit-line (BL) contacts 534 may be lithographically defined, etched along with plasma/RIE through oxide 532, the three crystallized N+ silicon regions 526, and the associated oxide vertical isolation regions to connect substantially all memory layers vertically. BL contacts 534 may then be processed by a photoresist removal. Resistance change memory material 538, such as hafnium oxides or titanium oxides, may then be deposited, preferably with atomic layer deposition (ALD). The electrode for the resistance change memory element may then be deposited by ALD to form the electrode/BL contact 534. The excess deposited material may be polished to planarity at or below the top of oxide 532. Each BL contact 534 with resistive change material 538 may be shared among substantially all layers of memory, shown as three layers of memory in FIG. 5H.

As illustrated in FIG. 5I, BL metal lines 536 may be formed and connected to the associated BL contacts 534 with resistive change material 538. Contacts and associated metal interconnect lines (not shown) may be formed for the WL and SL at the memory array edges.

As illustrated in FIG. 5J, peripheral circuits 578 may be constructed and then layer transferred, using methods described previously such as, for example, ion-cut with replacement gates, to the memory array, and then thru layer vias (not shown) may be formed to electrically couple the periphery circuitry to the memory array BL, WL, SL and other connections such as, for example, power and ground. Alternatively, the periphery circuitry may be formed and directly aligned to the memory array and silicon substrate 502 utilizing the layer transfer of wafer sized doped layers and subsequent processing, such as, for example, the junction-less, RCAT, V-groove, or bipolar transistor formation flows as previously described.

Persons of ordinary skill in the art will appreciate that the illustrations in FIGS. 5A through 5J are exemplary only and are not drawn to scale. Such skilled persons will further appreciate that many variations are possible such as, for example, the RTAs and/or optical anneals of the N+ doped poly-crystalline or amorphous silicon layers 506 as described for FIG. 5D may be performed after each Si/SiO2 layer is formed in FIG. 5C. Additionally, N+ doped poly-crystalline or amorphous silicon layer 506 may be doped P+, or with a combination of dopants and other polysilicon network modifiers to enhance the RTA or optical annealing crystallization and subsequent crystallization, and lower the N+ silicon layer 516 resistivity. Moreover, doping of each crystallized N+ layer may be slightly different to compensate for interconnect resistances. Besides, each gate of the double gated 3D resistance based memory can be independently controlled for better control of the memory cell. Furthermore, by proper choice of materials for memory layer transistors and memory layer wires (e.g., by using tungsten and other materials that withstand high temperature processing for wiring), standard CMOS transistors may be processed at high temperatures (e.g., >700° C.) to form the periphery circuitry 578. Many other modifications within the scope of the invention will suggest themselves to such skilled persons after reading this specification. Thus the invention is to be limited only by the appended claims.

Constructing 3D ICs utilizing multiple layers of different function may combine 3D layers using the layer transfer techniques according to some embodiments of the current invention, with fully prefabricated device connected by industry standard TSV technique.

An additional function that would fit well for 3D systems using TSVs, as described, is a power control function. In many cases it is desired to shut down power at times to a portion of the IC that is not currently operational. Using controlled power distribution by an external die connected by TSVs is advantageous as the power supply voltage to this external die could be higher because it is using an older process. Having a higher supply voltage allows easier and better control of power distribution to the controlled die.

Those components of configurable systems could be built by one vendor, or by multiple vendors, who agree on a standard physical interface to allow mix-and-match of various dies from various vendors.

Another advantage of some embodiments of this invention may be an ability to mix and match various processes. It might be advantageous to use memory from a leading edge process, while the I/O, and maybe an analog function die, could be used from an older process of mature technology (e.g., as discussed above)

Additionally, when circuit cells are built on two or more layers of thin silicon as shown above, and enjoy the dense vertical thru silicon via interconnections, the metallization layer scheme to take advantage of this dense 3D technology may be improved as follows. FIG. 6 illustrates the prior art of silicon integrated circuit metallization schemes. The conventional transistor silicon layer 602 is connected to the first metal layer 610 thru the contact 604. The dimensions of this interconnect pair of contact and metal lines generally are at the minimum line resolution of the lithography and etch capability for that technology process node. Traditionally, this is called a “1X’ design rule metal layer. Usually, the next metal layer is also at the “1X’ design rule, the metal line 612 and via below 605 and via above 606 that connects metals 612 with 610 or with 614 where desired. Then the next few layers are often constructed at twice the minimum lithographic and etch capability and called ‘2X’ metal layers, and have thicker metal for higher current carrying capability. These are illustrated with metal line 614 paired with via 607 and metal line 616 paired with via 608 in FIG. 6. Accordingly, the metal via pairs of 618 with 609, and 620 with bond pad opening 622, represent the ‘4X’ metallization layers where the planar and thickness dimensions are again larger and thicker than the 2X and 1X layers. The precise number of 1X or 2X or 4X layers may vary depending on interconnection needs and other requirements; however, the general flow is that of increasingly larger metal line, metal space, and via dimensions as the metal layers are farther from the silicon transistors and closer to the bond pads.

The metallization layer scheme may be improved for 3D circuits as illustrated in FIG. 7. The first mono- or poly-crystalline silicon device layer 724 is illustrated as the NMOS silicon transistor layer from the above 3D library cells, but may also be a conventional logic transistor silicon substrate or layer. The ‘1X’ metal layers 720 and 719 are connected with contact 710 to the silicon transistors and vias 708 and 709 to each other or metal line 718. The 2X layer pairs metal 718 with via 707 and metal 717 with via 706. The 4X metal layer 716 is paired with via 705 and metal 715, also at 4X. However, now via 704 is constructed in 2X design rules to enable metal line 714 to be at 2X. Metal line 713 and via 703 are also at 2X design rules and thicknesses. Vias 702 and 701 are paired with metal lines 712 and 711 at the 1X minimum design rule dimensions and thickness. The thru silicon via 700 of the illustrated PMOS layer transferred silicon 722 may then be constructed at the 1X minimum design rules and provide for maximum density of the top layer. The precise numbers of 1X or 2X or 4X layers may vary depending on circuit area and current carrying metallization design rules and tradeoffs. The layer transferred top transistor layer 722 may be any of the low temperature devices illustrated herein.

The various layers of a 3D device may include many types of circuitry, which may be formed by regions of transistors and other semiconductor device elements within that layer or in combination with other layers of the 3D device, and connections between the transistors within the same region, region to region and vertically (layer to layer) may be provided by layers of interconnect metallization and vertical connections such as TLVs and TSVs. In addition, power routing within the 3D device may utilize thicker and more conductive interconnect metallization on some layer rather than another layer, especially if the layer is closest to the source of external power and/or has a greater current load/supply requirement. Many individual device and interconnect embodiments for 3D devices have been described herein and in the incorporated patent references. As illustrated in FIG. 8, some additional embodiments and combinations (further embodiments) of devices, circuits, paths, and connections are described and may utilize similar materials, constructions and methods as the incorporated references or discussed herein. With reference to embodiments described herein, for example with respect to at least FIG. 46 of U.S. Pat. No. 8,803,206, and in others of the incorporated patent references, a substrate layer, which may have a thicker body than other semiconductor layers above or within the 3D device, such as acceptor 810 may be formed and may include heat sink 897, acceptor substrate 895, acceptor wafer transistors and circuits 893, first (acceptor) layer metal interconnect 881 which may include first layer contacts 891, first layer vias 883, at least one shield layer/region 888 (two layers and many regions, such as lower level shield layer region 885, shown), interconnect insulator regions 896 and ESD diode structures 807. A second semiconductor layer may be transferred and constructed on top of the first layer with isolation layer 880 in-between and vertical layer to layer interconnections may be provided by TLV/TSV 835, only one is shown. A layer of transistors and circuits 822 may include second layer input device structures 876, FD ESD structures 817, Phase Lock Loop circuits PLL 818, SERDES circuitry 819, and output device structure 851. Second interconnections layer 830 may include at least one layer/regions of metallization and associated contacts and via, for example, second layer metallization M1 segments 828, 821, 823, 825, second layer contacts 826, second layer vias 852, and conductive pads 890. The 3D device may be connected to external devices utilizing many structures known to those skilled in the art, for example, bond wires 899. Input device structures 876 and output device structure 851 may be connected to external devices through, for example, second layer contacts 826, second layer metallization M1 segments 828, second layer vias 852, conductive pads 890, and bond wires 899. A portion of the transistors within input device structures 876 and output device structure 851 may be larger in either or both width and length than most transistors within acceptor wafer transistors and circuits 893. Input device structures 876 (and output device structure 851) may be subjected to voltage and/or current transients from external devices or generated externally and traveling to the 3D device along bond wires 899. Input device structures 876 (and output device structure 851) may be protected by dissipating the transient energy in diode structures, such as ESD diode structures 807 on the relatively thicker (than for example, the second semiconductor layer) acceptor substrate 895, which may be connected by a multiplicity of connection stacks such as first (acceptor) layer metal interconnect 881 which may include first layer contacts 891, first layer vias 883, at least one shield layer/region 888, TLV/TSV 835, and second layer metallization M1 segments 828. Input device structures 876 (and output device structure 851) may be protected by dissipating the transient energy in a transient filtering circuitry such as for example, FD ESD structures 817, which may reside on a relatively thin semiconductor layer in the 3D device and may effectively utilize fully depleted transistors in the filter circuitry. FD ESD structures 817 may be coupled to input device structures 876 (and output device structure 851) by second layer interconnections (not shown). Input device structures 876 may be connected to PLL 818, for example, thru second layer metallization M1 segment 821 and second layer contacts 826. Input device structures 876 may be connected to SERDES circuitry 819, for example, thru second layer metallization (not shown). Output device structures 851 may be connected to SERDES circuitry 819, for example, thru second layer metallization M1 segment 823 and second layer contacts 826. Output device structures 851 may drive signals thru the connection to conductive pads 890 and then out to external devices thru bond wires 899. Transistors within a lower layer, for example within acceptor wafer transistors and circuits 893, may be connected (not shown) to the output device structure 851 and drive a signal to the output device structure 851, and a portion of the transistors of output device structure 851 may have a larger width and/or length than the transistors within acceptor wafer transistors and circuits 893. Power from external sources may be routed thru bond wires 899 to conductive pads 890 to the 3D device, wherein at least a portion of the second interconnections layer 830 may be constructed with thicker and/or wider metallization wiring (for example 4X wiring as described in incorporated patent references) so to provide the higher current carrying capability required for the second layer power distribution grid/network than that of the lower layer, in this example, first layer metallization wiring (for example 1X or 2X wiring as described in incorporated patent references). The width and/or length of the transistors of the second layer of transistors and circuits 822, for example a portion of those in second layer input device structures 876 and/or FD ESD structures 817 and/or output device structures 851, may be substantially larger than the width and/or length of transistors in acceptor wafer transistors and circuits 893.

Persons of ordinary skill in the art will appreciate that the illustrations in FIG. 8 are exemplary and are not drawn to scale. Such skilled persons will further appreciate that many variations may be possible such as, for example, a thick enough semiconductor layer to enable ESD diode style protection circuitry to be constructed need not only be on the base or substrate layer, but may reside elsewhere in the 3D device stack. Moreover, the output circuitry including output device structures 851 may wholly or partially reside on a semiconductor transistor layer that is not on top, and vertical connections including TLVs/TSV may be utilized to connect the output device structures 851 to conductive pads 890. Furthermore, the input circuitry including input device structures 876 may wholly or partially reside on a semiconductor transistor layer that is not on top, and vertical connections including TLVs/TSV may be utilized to connect the input device structures 876 to conductive pads 890. Similarly, SERDES circuitry and 819 PLL 818 may wholly or partially reside on a semiconductor transistor layer that is not on top, thee choices being one of design choice and device characteristics driven. Furthermore, connection to external devices (signal and/or power supply) may be made on the backside of acceptor substrate 895. Moreover, connection to external devices form the 3D device may utilize many types of structures other than bond wires 899 shown in the illustration, for example, flipchip and bumps, wireless circuitry, TSV, etc. Thus the invention is to be limited only by the appended claims.

FIG. 9 is a drawing illustration of a programmable device layers structure according to an alternative of the current invention. In this alternative there are two layers comprising antifuses. The first is designated to configure the logic terrain and, in some cases, to also configure the logic clock distribution. The first antifuse layer could also be used to manage some of the power distribution to save power by not providing power to unused circuits. This layer could also be used to connect some of the long routing tracks and/or connections to the inputs and outputs of the logic cells.

The device fabrication of the example shown in FIG. 9 starts with the semiconductor substrate 902 comprising the transistors used for the logic cells and also the first antifuse layer programming transistors. Then comes layers 904 comprising Metal 1, dielectric, Metal 2, and sometimes Metal 3. These layers are used to construct the logic cells and often I/O and other analog cells. In this alternative of the current invention a plurality of first antifuses are incorporated in the isolation layer between metal 1 and metal 2 or in the isolation layer between metal 2 and metal 3 and their programming transistors could be embedded in the silicon substrate 902 being underneath the first antifuses. These first antifuses could be used to program logic cells such as 520, 600 and 700 and to connect individual cells to construct larger logic functions. These first antifuses could also be used to configure the logic clock distribution. The first antifuse layer could also be used to manage some of the power distribution to save power by not providing power to unused circuits. This layer could also be used to connect some of the long routing tracks and/or one or more connections to the inputs and outputs of the cells.

The following few layers 906 could comprise long interconnection tracks for power distribution and clock networks, or a portion of these, in addition to what was fabricated in the first few layers 904.

The following few layers 907 could comprise the antifuse configurable interconnection fabric. It might be called the short interconnection fabric, too. If metal 6 and metal 7 are used for the strips of this configurable interconnection fabric then the second antifuse may be embedded in the dielectric layer between metal 6 and metal 7.

The programming transistors and the other parts of the programming circuit could be fabricated afterward and be on top of the configurable interconnection fabric 910. The programming element could be a thin film transistor or other alternatives for over oxide transistors as was mentioned previously. In such case the antifuse programming transistors are placed over the antifuse layer, which may thereby enable the configurable interconnect 908 or 904. It should be noted that in some cases it might be useful to construct part of the control logic for the second antifuse programming circuits, in the base layers 902 and 904.

The final step is the connection to the outside 912. These could be pads for wire bonding, soldering balls for flip chip, optical, or other connection structures such as those for TSV.

In another alternative of the current invention the antifuse programmable interconnect structure could be designed for multiple use. The same structure could be used as a part of the interconnection fabric, or as a part of the PLA logic cell, or as part of a Read Only Memory (ROM) function. In an FPGA product it might be desirable to have an element that could be used for multiple purposes. Having resources that could be used for multiple functions could increase the utility of the FPGA device.

FIG. 9A is a drawing illustration of a programmable device layers structure according to another alternative of the current invention. In this alternative there is additional circuit 914 connected by contact connection 916 to the first antifuse layer 904. This underlying device is providing the programming transistor for the first antifuse layer 904. In this way, the programmable device substrate diffusion layer 916 does not suffer the cost penalty of the programming transistors for the first antifuse layer 904. Accordingly the programming connection of the first antifuse layer 904 will be directed downward to connect to the underlying programming device 914 while the programming connection to the second antifuse layer 907 will be directed upward to connect to the programming circuits 910. This could provide less congestion of the circuit internal interconnection routes.

The reference 908 in subsequent figures can be any one of a vast number of combinations of possible preprocessed wafers or layers containing many combinations of transfer layers that fall within the scope of the invention. The term “preprocessed wafer or layer” may be generic and reference number 908 when used in a drawing figure to illustrate an embodiment of the current invention may represent many different preprocessed wafer or layer types including but not limited to underlying prefabricated layers, a lower layer interconnect wiring, a base layer, a substrate layer, a processed house wafer, an acceptor wafer, a logic house wafer, an acceptor wafer house, an acceptor substrate, target wafer, preprocessed circuitry, a preprocessed circuitry acceptor wafer, a base wafer layer, a lower layer, an underlying main wafer, a foundation layer, an attic layer, or a house wafer.

FIG. 9B is a drawing illustration of a generalized preprocessed wafer or layer 908. The wafer or layer 908 may have preprocessed circuitry, such as, for example, logic circuitry, microprocessors, circuitry comprising transistors of various types, and other types of digital or analog circuitry including, but not limited to, the various embodiments described herein. Preprocessed wafer or layer 908 may have preprocessed metal interconnects and may be comprised of copper or aluminum. The preprocessed metal interconnects may be designed and prepared for layer transfer and electrical coupling from preprocessed wafer or layer 908 to the layer or layers to be transferred.

FIG. 9C is a drawing illustration of a generalized transfer layer 909 prior to being attached to preprocessed wafer or layer 908. Transfer layer 909 may be attached to a carrier wafer or substrate during layer transfer. Preprocessed wafer or layer 908 may be called a target wafer, acceptor substrate, or acceptor wafer. The acceptor wafer may have acceptor wafer metal connect pads or strips designed and prepared for electrical coupling to transfer layer 909. Transfer layer 909 may be attached to a carrier wafer or substrate during layer transfer. Transfer layer 909 may have metal interconnects designed and prepared for layer transfer and electrical coupling to preprocessed wafer or layer 908. Electrical coupling from transferred layer 909 to preprocessed wafer or layer 908 may utilize thru layer vias (TLVs). Transfer layer 909 may be comprised of single crystal silicon, or mono-crystalline silicon, or doped mono-crystalline layer or layers, or other semiconductor, metal, and insulator materials, layers; or multiple regions of single crystal silicon, or mono-crystalline silicon, or dope mono-crystalline silicon, or other semiconductor, metal, or insulator materials.

FIG. 9D is a drawing illustration of a preprocessed wafer or layer 908A created by the layer transfer of transfer layer 909 on top of preprocessed wafer or layer 908. The top of preprocessed wafer or layer 908A may be further processed with metal interconnects designed and prepared for layer transfer and electrical coupling from preprocessed wafer or layer 908A to the next layer or layers to be transferred.

FIG. 9E is a drawing illustration of a generalized transfer layer 909A prior to being attached to preprocessed wafer or layer 908A. Transfer layer 909A may be attached to a carrier wafer or substrate during layer transfer. Transfer layer 909A may have metal interconnects designed and prepared for layer transfer and electrical coupling to preprocessed wafer or layer 908A.

FIG. 9F is a drawing illustration of a preprocessed wafer or layer 908B created by the layer transfer of transfer layer 909A on top of preprocessed wafer or layer 908A. The top of preprocessed wafer or layer 908B may be further processed with metal interconnects designed and prepared for layer transfer and electrical coupling from preprocessed wafer or layer 908B to the next layer or layers to be transferred.

FIG. 9G is a drawing illustration of a generalized transfer layer 909B prior to being attached to preprocessed wafer or layer 908B. Transfer layer 909B may be attached to a carrier wafer or substrate during layer transfer. Transfer layer 909B may have metal interconnects designed and prepared for layer transfer and electrical coupling to preprocessed wafer or layer 908B.

FIG. 9H is a drawing illustration of preprocessed wafer layer 908C created by the layer transfer of transfer layer 909B on top of preprocessed wafer or layer 908B. The top of preprocessed wafer or layer 908C may be further processed with metal interconnect designed and prepared for layer transfer and electrical coupling from preprocessed wafer or layer 908C to the next layer or layers to be transferred.

FIG. 9I is a drawing illustration of preprocessed wafer or layer 908C, a 3D IC stack, which may comprise transferred layers 909A and 909B on top of the original preprocessed wafer or layer 908. Transferred layers 909A and 909B and the original preprocessed wafer or layer 908 may comprise transistors of one or more types in one or more layers, metallization such as, for example, copper or aluminum in one or more layers, interconnections to and between layers above and below, and interconnections within the layer. The transistors may be of various types that may be different from layer to layer or within the same layer. The transistors may be in various organized patterns. The transistors may be in various pattern repeats or bands. The transistors may be in multiple layers involved in the transfer layer. The transistors may be junction-less transistors or recessed channel transistors. Transferred layers 909A and 909B and the original preprocessed wafer or layer 908 may further comprise semiconductor devices such as resistors and capacitors and inductors, one or more programmable interconnects, memory structures and devices, sensors, radio frequency devices, or optical interconnect with associated transceivers. The terms carrier wafer or carrier substrate may also be called holder wafer or holder substrate.

This layer transfer process can be repeated many times, thereby creating preprocessed wafers comprising many different transferred layers which, when combined, can then become preprocessed wafers or layers for future transfers. This layer transfer process may be sufficiently flexible that preprocessed wafers and transfer layers, if properly prepared, can be flipped over and processed on either side with further transfers in either direction as a matter of design choice.

Persons of ordinary skill in the art will appreciate that the illustrations in FIGS. 9 through 9I are exemplary only and are not drawn to scale. Such skilled persons will further appreciate that many variations are possible such as, for example, the preprocessed wafer or layer 908 may act as a base or substrate layer in a wafer transfer flow, or as a preprocessed or partially preprocessed circuitry acceptor wafer in a wafer transfer process flow. Many other modifications within the scope of the invention will suggest themselves to such skilled persons after reading this specification. Thus the invention is to be limited only by the appended claims.

In general logic devices comprise varying quantities of logic elements, varying amounts of memories, and varying amounts of I/O. The continuous array of the prior art allows defining various die sizes out of the same wafers and accordingly varying amounts of logic, but it is far more difficult to vary the three-way ratio between logic, I/O, and memory. In addition, there exists different types of memories such as SRAM, DRAM, Flash, and others, and there exist different types of I/O such as SerDes. Some applications might need still other functions like processor, DSP, analog functions, and others.

Embodiments of the current invention may enable a different approach. Instead of trying to put substantially all of these different functions onto one programmable die, which will need a large number of very expensive mask sets, it uses Through-Silicon Via to construct configurable systems. The technology of “Package of integrated circuits and vertical integration” has been described in U.S. Pat. No. 6,322,903 issued to Oleg Siniaguine and Sergey Savastiouk on Nov. 27, 2001.

Accordingly embodiments of the current invention may suggest the use of a continuous array of tiles focusing each one on a single, or very few types of, function. Then, it constructs the end-system by integrating the desired amount from each type of tiles, in a 3D IC system.

FIG. 10A is a drawing illustration of one reticle site on a wafer comprising tiles of programmable logic 1000A denoted FPGA. Such wafer is a continuous array of programmable logic. 1002 are potential dicing lines to support various die sizes and the amount of logic to be constructed from one mask set. This die could be used as a base 1102A, 1102B, 1102C or 1102D of the 3D system as in FIG. 11. In one alternative of this invention these dies may carry mostly logic, and the desired memory and I/O may be provided on other dies, which may be connected by means of Through-Silicon Via. It should be noted that in some cases it will be desired not to have metal lines, even if unused, in the dicing streets 108. In such case, at least for the logic dies, one may use dedicated masks to allow connection over the unused potential dicing lines to connect the individual tiles according to the desire die size. The actual dicing lines are also called streets.

It should be noted that in general the lithography over the wafer is done by repeatedly projecting what is named reticle over the wafer in a “step-and-repeat” manner. In some cases it might be preferable to consider differently the separation between repeating tile 102 within a reticle image vs. tiles that relate to two projections. For simplicity this description will use the term wafer but in some cases it will apply only to tiles with one reticle.

The repeating tile 102 could be of various sizes. For FPGA applications it may be reasonable to assume tile 1001 to have an edge size between 0.5 mm to 1 mm which allows good balance between the end-device size and acceptable relative area loss due to the unused potential dice lines 1002.

FIG. 10B is a drawing illustration of an alternative reticle site on a wafer comprising tiles of Structured ASIC 1000B. Such wafer may be, for example, a continuous array of configurable logic. 1002 are potential dicing lines to support various die sizes and the amount of logic to be constructed. This die could be used as a base 1102A, 1102B, 1102C or 1102D of the 3D system as in FIG. 11.

FIG. 10C is a drawing illustration of another reticle site on a wafer comprising tiles of RAM 1000C. Such wafer may be a continuous array of memories. The die diced out of such wafer may be a memory die component of the 3D integrated system. It might include an antifuse layer or other form of configuration technique to function as a configurable memory die. Yet it might be constructed as a multiplicity of memories connected by a multiplicity of Through-Silicon Vias to the configurable die, which may also be used to configure the raw memories of the memory die to the desired function in the configurable system.

FIG. 10D is a drawing illustration of another reticle site on a wafer comprising tiles of DRAM 1000D. Such wafer may be a continuous array of DRAM memories.

FIG. 10E is a drawing illustration of another reticle site on a wafer comprising tiles of microprocessor or microcontroller cores 1000E. Such wafer may be a continuous array of Processors.

FIG. 10F is a drawing illustration of another reticle site on a wafer comprising tiles of I/Os 1000F. This could include groups of SerDes. Such a wafer may be a continuous tile of I/Os. The die diced out of such wafer may be an I/O die component of a 3D integrated system. It could include an antifuse layer or other form of configuration technique such as SRAM to configure these I/Os of the configurable I/O die to their function in the configurable system. Yet it might be constructed as a multiplicity of I/O connected by a multiplicity of Through-Silicon Vias to the configurable die, which may also be used to configure the raw I/Os of the I/O die to the desired function in the configurable system.

I/O circuits are a good example of where it could be advantageous to utilize an older generation process. Usually, the process drivers are SRAM and logic circuits. It often takes longer to develop the analog function associated with I/O circuits, SerDes circuits, PLLs, and other linear functions. Additionally, while there may be an advantage to using smaller transistors for the logic functionality, I/Os may need stronger drive and relatively larger transistors. Accordingly, using an older process may be more cost effective, as the older process wafer might cost less while still performing effectively.

An additional function that it might be advantageous to pull out of the programmable logic die and onto one of the other dies in the 3D system, connected by Through-Silicon-Vias, may be the Clock circuits and their associated PLL, DLL, and control. Clock circuits and distribution. These circuits may often be area consuming and may also be challenging in view of noise generation. They also could in many cases be more effectively implemented using an older process. The Clock tree and distribution circuits could be included in the 110 die. Additionally the clock signal could be transferred to the programmable die using the Through-Silicon-Vias (TSVs) or by optical means. A technique to transfer data between dies by optical means was presented for example in U.S. Pat. No. 6,052,498 assigned to Intel Corp.

Alternatively an optical clock distribution could be used. There are new techniques to build optical guides on silicon or other substrates. An optical clock distribution may be utilized to minimize the power used for clock signal distribution and would enable low skew and low noise for the rest of the digital system. Having the optical clock constructed on a different die and than connected to the digital die by means of Through-Silicon-Vias or by optical means make it very practical, when compared to the prior art of integrating optical clock distribution with logic on the same die.

Having wafers dedicated to each of these functions may support high volume generic product manufacturing. Then, similar to Lego® blocks, many different configurable systems could be constructed with various amounts of logic memory and 110. In addition to the alternatives presented in FIGS. 10A through 10F there many other useful functions that could be built and that could be incorporated into the 3D Configurable System. Examples of such may be image sensors, analog, data acquisition functions, photovoltaic devices, non-volatile memory, and so forth.

Those components of configurable systems could be built by one vendor, or by multiple vendors, who agree on a standard physical interface to allow mix-and-match of various dies from various vendors.

The construction of the 3D Programmable System could be done for the general market use or custom-tailored for a specific customer.

Another advantage of some embodiments of this invention may be an ability to mix and match various processes. It might be advantageous to use memory from a leading edge process, while the 110, and maybe an analog function die, could be used from an older process of mature technology (e.g., as discussed above).

FIGS. 11A through 11E illustrate integrated circuit systems. An integrated circuit system that comprises configurable die could be called a Configurable System. FIG. 11A through 11E are drawings illustrating integrated circuit systems or Configurable Systems with various options of die sizes within the 3D system and alignments of the various dies. FIG. 11E presents a 3D structure with some lateral options. In such case a few dies 1104E, 1106E, 1108E are placed on the same underlying die 1102E allowing relatively smaller die to be placed on the same mother die. For example die 1104E could be a SerDes die while die 1106E could be an analog data acquisition die. It could be advantageous to fabricate these die on different wafers using different process and than integrate them in one system. When the dies are relatively small then it might be useful to place them side by side (such as FIG. 11E) instead of one on top of the other (FIGS. 11A-D).

The Through Silicon Via technology is constantly evolving. In the early generations such via would be 10 microns in diameter. Advanced work is now demonstrating Through Silicon Via with less than a 1-micron diameter. Yet, the density of connections horizontally within the die may typically still be far denser than the vertical connection using Through Silicon Via.

In another alternative of the present invention the logic portion could be broken up into multiple dies, which may be of the same size, to be integrated to a 3D configurable system. Similarly it could be advantageous to divide the memory into multiple dies, and so forth, with other function.

Recent work on 3D integration shows effective ways to bond wafers together and then dice those bonded wafers. This kind of assembly may lead to die structures like FIG. 11A or FIG. 11D. Alternatively for some 3D assembly techniques it may be better to have dies of different sizes. Furthermore, breaking the logic function into multiple vertically integrated dies may be used to reduce the average length of some of the heavily loaded wires such as clock signals and data buses, which may, in turn, improve performance.

An additional variation of the invention may be the adaptation of the continuous array (presented in relation to FIGS. 10 and 10 of the original parent application) to the general logic device and even more so for the 3D IC system. Lithography limitations may pose considerable concern to advanced device design. Accordingly regular structures may be highly desirable and layers may be constructed in a mostly regular fashion and in most cases with one orientation at a time. Additionally, highly vertically-connected 3D IC system could be most efficiently constructed by separating logic memories and 110 into dedicated layers.

FIG. 12 is a flow-chart illustration for 3D logic partitioning. The partitioning of a logic design to two or more vertically connected dies presents a different challenge for a Place and Route—P&R—tool. A place and route tool is a type of CAD software capable of operating on libraries of logic cells (as well as libraries of other types of cells) as previously discussed. The common layout flow of prior art P & R tools may typically start with planning the placement followed by the routing. But the design of the logic of vertically connected dies may give priority to the much-reduced frequency of connections between dies and may create a need for a special design flow and CAD software specifically to support the design flow. In fact, a 3D system might merit planning some of the routing first as presented in the flows of FIG. 12.

The flow chart of FIG. 12 uses the following terms:

M—The number of TSVs available for logic;

N(n)—The number of nodes connected to net n;

S(n)—The median slack of net n;

MinCut—a known algorithm to partition logic design (net-list) to two pieces about equal in size with a minimum number of nets (MC) connecting the pieces;

MC—number of nets connecting the two partitions;

K1, K2—Two parameters selected by the designer.

One idea of the proposed flow of FIG. 12 is to construct a list of nets in the logic design that connect more than K1 nodes and less than K2 nodes. K1 and K2 are parameters that could be selected by the designer and could be modified in an iterative process. K1 should be high enough so to limit the number of nets put into the list. The flow's objective is to assign the TSVs to the nets that have tight timing constraints—critical nets. And also have many nodes whereby having the ability to spread the placement on multiple die help to reduce the overall physical length to meet the timing constraints. The number of nets in the list should be close but smaller than the number of TSVs. Accordingly K1 should be set high enough to achieve this objective. K2 is the upper boundary for nets with the number of nodes N(n) that would justify special treatment.

Critical nets may be identified usually by using static timing analysis of the design to identify the critical paths and the available “slack” time on these paths, and pass the constraints for these paths to the floor planning, layout, and routing tools so that the final design is not degraded beyond the requirement.

Once the list is constructed it is priority-ordered according to increasing slack, or the median slack, S(n), of the nets. Then, using a partitioning algorithm, such as, but not limited to, MinCut, the design may be split into two parts, with the highest priority nets split about equally between the two parts. The objective is to give the nets that have tight slack a better chance to be placed close enough to meet the timing challenge. Those nets that have higher than K1 nodes tend to get spread over a larger area, and by spreading into three dimensions we get a better chance to meet the timing challenge.

The Flow of FIG. 12 suggests an iterative process of allocating the TSVs to those nets that have many nodes and are with the tightest timing challenge, or smallest slack.

Clearly the same Flow could be adjusted to three-way partition or any other number according to the number of dies the logic will be spread on.

Constructing a 3D Configurable System comprising antifuse based logic also provides features that may implement yield enhancement through utilizing redundancies. This may be even more convenient in a 3D structure of embodiments of the current invention because the memories may not be sprinkled between the logic but may rather be concentrated in the memory die, which may be vertically connected to the logic die. Constructing redundancy in the memory, and the proper self-repair flow, may have a smaller effect on the logic and system performance.

The potential dicing streets of the continuous array of this invention represent some loss of silicon area. The narrower the street the lower the loss is, and therefore, it may be advantageous to use advanced dicing techniques that can create and work with narrow streets.

One such advanced dicing technique may be the use of lasers for dicing the 3D IC wafers. Laser dicing techniques, including the use of water jets to cool the substrate and remove debris, may be employed to minimize damage to the 3D IC structures and may also be utilized to cut sensitive layers in the 3D IC, and then a conventional saw finish may be used.

An additional advantage of the 3D Configurable System of various embodiments of this invention may be a reduction in testing cost. This is the result of building a unique system by using standard ‘Lego®’ blocks. Testing standard blocks could reduce the cost of testing by using standard probe cards and standard test programs.

alternative technology for such underlying circuitry is to use the “SmartCut” process. The “SmartCut” process is a well understood technology used for fabrication of SOI wafers. The “SmartCut” process, together with wafer bonding technology, enables a “Layer Transfer” whereby a thin layer of a single or mono-crystalline silicon wafer is transferred from one wafer to another wafer. The “Layer Transfer” could be done at less than 400° C. and the resultant transferred layer could be even less than 100 nm thick. The process with some variations and under different names is commercially available by two companies, namely, Soitec (Crolles, France) and SiGen—Silicon Genesis Corporation (San Jose, Calif.). A room temperature wafer bonding process utilizing ion-beam preparation of the wafer surfaces in a vacuum has been recently demonstrated by Mitsubishi Heavy Industries Ltd., Tokyo, Japan. This process allows room temperature layer transfer.

Alternatively, other technology may also be used. For example, other technologies may be utilized for layer transfer as described in, for example, IBM's layer transfer method shown at IEDM 2005 by A. W. Topol, et al. The IBM's layer transfer method employs a SOI technology and utilizes glass handle wafers. The donor circuit may be high-temperature processed on an SOI wafer, temporarily bonded to a borosilicate glass handle wafer, backside thinned by chemical mechanical polishing of the silicon and then the Buried Oxide (BOX) is selectively etched off The now thinned donor wafer is subsequently aligned and low-temperature oxide-to-oxide bonded to the acceptor wafer topside. A low temperature release of the glass handle wafer from the thinned donor wafer is performed, and then thru bond via connections are made. Additionally, epitaxial liftoff (ELO) technology as shown by P. Demeester, et. al, of IMEC in Semiconductor Science Technology 1893 may be utilized for layer transfer. ELO makes use of the selective removal of a very thin sacrificial layer between the substrate and the layer structure to be transferred. The to-be-transferred layer of GaAs or silicon may be adhesively ‘rolled’ up on a cylinder or removed from the substrate by utilizing a flexible carrier, such as, for example, black wax, to bow up the to-be-transferred layer structure when the selective etch, such as, for example, diluted Hydrofluoric (HF) Acid, etches the exposed release layer, such as, for example, silicon oxide in SOI or AlAs. After liftoff, the transferred layer is then aligned and bonded to the desired acceptor substrate or wafer. The manufacturability of the ELO process for multilayer layer transfer use was recently improved by J. Yoon, et al., of the University of Illinois at Urbana-Champaign as described in Nature May 20, 2010. Canon developed a layer transfer technology called ELTRAN—Epitaxial Layer TRANsfer from porous silicon. ELTRAN may be utilized. The Electrochemical Society Meeting abstract No. 438 from year 2000 and the JSAP International July 2001 paper show a seed wafer being anodized in an HF/ethanol solution to create pores in the top layer of silicon, the pores are treated with a low temperature oxidation and then high temperature hydrogen annealed to seal the pores. Epitaxial silicon may then be deposited on top of the porous silicon and then oxidized to form the SOI BOX. The seed wafer may be bonded to a handle wafer and the seed wafer may be split off by high pressure water directed at the porous silicon layer. The porous silicon may then be selectively etched off leaving a uniform silicon layer.

FIG. 13 is a drawing illustration of a layer transfer process flow. In another alternative of the invention, “Layer-Transfer” is used for construction of the underlying circuitry 914. 1302 is a wafer that was processed to construct the underlying circuitry. The wafer 1302 could be of the most advanced process or more likely a few generations behind. It could comprise the programming circuits 914 and other useful structures and may be a preprocessed CMOS silicon wafer, or a partially processed CMOS, or other prepared silicon or semiconductor substrate. Wafer 1302 may also be called an acceptor substrate or a target wafer. An oxide layer 1312 is then deposited on top of the wafer 1302 and then is polished for better planarization and surface preparation. A donor wafer 1306 is then brought in to be bonded to 1302. The surfaces of both donor wafer 1306 and wafer 1302 may be pre-processed for low temperature bonding by various surface treatments, such as an RCA pre-clean that may comprise dilute ammonium hydroxide or hydrochloric acid, and may include plasma surface preparations to lower the bonding energy and enhance the wafer to wafer bond strength. The donor wafer 1306 is pre-prepared for “SmartCut” by an ion implant of an atomic species, such as H+ ions, at the desired depth to prepare the SmartCut line 1308. SmartCut line 1308 may also be called a layer transfer demarcation plane, shown as a dashed line. The SmartCut line 1308 or layer transfer demarcation plane may be formed before or after other processing on the donor wafer 1306. Donor wafer 1306 may be bonded to wafer 1302 by bringing the donor wafer 1306 surface in physical contact with the wafer 1302 surface, and then applying mechanical force and/or thermal annealing to strengthen the oxide to oxide bond. Alignment of the donor wafer 1306 with the wafer 1302 may be performed immediately prior to the wafer bonding. Acceptable bond strengths may be obtained with bonding thermal cycles that do not exceed approximately 400° C. After bonding the two wafers a SmartCut step is performed to cleave and remove the top portion 1314 of the donor wafer 1306 along the cut layer 1308. The cleaving may be accomplished by various applications of energy to the SmartCut line 1308, or layer transfer demarcation plane, such as a mechanical strike by a knife or jet of liquid or jet of air, or by local laser heating, or other suitable methods. The result is a 3D wafer 1310 which comprises wafer 1302 with an added layer 1304 of mono-crystalline silicon, or multiple layers of materials. Layer 1304 may be polished chemically and mechanically to provide a suitable surface for further processing. Layer 1304 could be quite thin at the range of 50-200 nm as desired. The described flow is called “layer transfer”. Layer transfer is commonly utilized in the fabrication of SOI—Silicon On Insulator—wafers. For SOI wafers the upper surface is oxidized so that after “layer transfer” a buried oxide—BOX—provides isolation between the top thin mono-crystalline silicon layer and the bulk of the wafer. The use of an implanted atomic species, such as Hydrogen or Helium or a combination, to create a cleaving plane as described above may be referred to in this document as “ion-cut” and is the preferred and illustrated layer transfer method utilized.

Persons of ordinary skill in the art will appreciate that the illustrations in FIG. 13 are exemplary only and are not drawn to scale. Such skilled persons will further appreciate that many variations are possible such as, for example, a heavily doped (greater than 1e20 atoms/cm3) boron layer or silicon germanium (SiGe) layer may be utilized as an etch stop either within the ion-cut process flow, wherein the layer transfer demarcation plane may be placed within the etch stop layer or into the substrate material below, or the etch stop layers may be utilized without a implant cleave process and the donor wafer may be preferentially etched away until the etch stop layer is reached. Such skilled persons will further appreciate that the oxide layer within an SOI or GeOI donor wafer may serve as the etch stop layer. Many other modifications within the scope of the invention will suggest themselves to such skilled persons after reading this specification. Thus the invention is to be limited only by the appended claims.

Now that a “layer transfer” process is used to bond a thin mono-crystalline silicon layer 1304 on top of the preprocessed wafer 1302, a standard process could ensue to construct the rest of the desired circuits as is illustrated in FIG. 9A, starting with layer 902 on the transferred layer 1304. The lithography step will use alignment marks on wafer 1302 so the following circuits 902 and 916 and so forth could be properly connected to the underlying circuits 914. An aspect that should be accounted for is the high temperature that would be needed for the processing of circuits 902. The pre-processed circuits on wafer 1302 would need to withstand this high temperature needed for the activation of the semiconductor transistors 902 fabricated on the 1304 layer. Those circuits on wafer 1302 will comprise transistors and local interconnects of poly-crystalline silicon (polysilicon or poly) and some other type of interconnection that could withstand high temperature such as tungsten. A processed wafer that can withstand subsequent processing of transistors on top at high temperatures may be a called the “Foundation” or a foundation wafer, layer or circuitry. An advantage of using layer transfer for the construction of the underlying circuits is having the layer transferred 1304 be very thin which enables the through silicon via connections 916, or thru layer vias (TLVs), to have low aspect ratios and be more like normal contacts, which could be made very small and with minimum area penalty. The thin transferred layer also allows conventional direct thru-layer alignment techniques to be performed, thus increasing the density of silicon via connections 916.

FIG. 14 is a drawing illustration of an underlying programming circuit. Programming Transistors 1401 and 1402 are pre-fabricated on the foundation wafer 1302 and then the programmable logic circuits and the antifuse 1404 are built on the transferred layer 1304. The programming connections 1406, 1408 are connected to the programming transistors by contact holes through layer 1304 as illustrated in FIG. 9A by 916. The programming transistors are designed to withstand the relatively higher programming voltage for the antifuse 1404 programming.

FIG. 15 is a drawing illustration of an underlying isolation transistor circuit. The higher voltage used to program antifuses 1504 or 1510 might damage the logic transistors 1506, 1508. To protect the logic circuits, isolation transistors 1501, 1502, which are designed to withstand higher voltage, are used. The higher programming voltage is only used at the programming phase at which time the isolation transistors are turned off by the control circuit 1503. The underlying wafer 1302 could also be used to carry the isolation transistors. Having the relatively large programming transistors and isolation transistor on the foundation silicon 1302 allows far better use of the primary silicon 902 (1304). Usually the primary silicon will be built in an advanced process to provide high density and performance. The foundation silicon could be built in a less advanced process to reduce costs and support the higher voltage transistors. It could also be built with other than CMOS transistors such as Double Diffused Metal Oxide Semiconductor (DMOS) or bi-polar junction transistors when such is advantageous for the programming and the isolation function. In many cases there is a need to have protection diodes for the gate input that are called Antennas. Such protection diodes could be also effectively integrated in the foundation alongside the input related Isolation Transistors. On the other hand the isolation transistors 1501, 1502 would provide the protection for the antenna effect so no additional diodes would be needed.

An additional alternative embodiment of the invention is where the foundation layer 1302 is pre-processed to carry a plurality of back bias voltage generators. A known challenge in advanced semiconductor logic devices is die-to-die and within-a-die parameter variations. Various sites within the die might have different electrical characteristics due to dopant variations and such. The most critical of these parameters that affect the variation is the threshold voltage of the transistor. Threshold voltage variability across the die is mainly due to channel dopant, gate dielectric, and critical dimension variability. This variation becomes profound in sub 45 nm node devices. The usual implication is that the design should be done for the worst case, resulting in a quite significant performance penalty. Alternatively complete new designs of devices are being proposed to solve this variability problem with significant uncertainty in yield and cost. A possible solution is to use localized back bias to drive upward the performance of the worst zones and allow better overall performance with minimal additional power. The foundation-located back bias could also be used to minimize leakage due to process variation.

FIG. 16A is a topology drawing illustration of back bias circuitry. The foundation layer 1302 carries back bias circuits 1611 to allow enhancing the performance of some of the zones 1610 on the primary device which otherwise will have lower performance.

FIG. 16B is a drawing illustration of back bias circuits. A back bias level control circuit 1620 is controlling the oscillators 1627 and 1629 to drive the voltage generators 1621. The negative voltage generator 1625 will generate the desired negative bias which will be connected to the primary circuit by connection 1623 to back bias the N-channel Metal-Oxide-Semiconductor (NMOS) transistors 1632 on the primary silicon 1304. The positive voltage generator 1626 will generate the desired negative bias which will be connected to the primary circuit by connection 1624 to back bias the P-channel Metal-Oxide-Semiconductor (PMOS) transistors 1634 on the primary silicon 1304. The setting of the proper back bias level per zone will be done in the initiation phase. It could be done by using external tester and controller or by on-chip self test circuitry. Preferably a non volatile memory will be used to store the per zone back bias voltage level so the device could be properly initialized at power up. Alternatively a dynamic scheme could be used where different back bias level(s) are used in different operating modes of the device. Having the back bias circuitry in the foundation allows better utilization of the primary device silicon resources and less distortion for the logic operation on the primary device.

FIG. 16C illustrates an alternative circuit function that may fit well in the “Foundation.” In many IC designs it is desired to integrate power control to reduce either voltage to sections of the device or to totally power off these sections when those sections are not needed or in an almost ‘sleep’ mode. In general such power control is best done with higher voltage transistors. Accordingly a power control circuit cell 16C02 may be constructed in the Foundation. Such power control 16C02 may have its own higher voltage supply and control or regulate supply voltage for sections 16C10 and 16C08 in the “Primary” device. The control may come from the primary device 16C16 and be managed by control circuit 16C04 in the Foundation.

FIG. 16D illustrates an alternative circuit function that may fit well in the “Foundation.” In many IC designs it is desired to integrate a probe auxiliary system that will make it very easy to probe the device in the debugging phase, and to support production testing. Probe circuits have been used in the prior art sharing the same transistor layer as the primary circuit. FIG. 16D illustrates a probe circuit constructed in the Foundation underneath the active circuits in the primary layer. FIG. 16D illustrates that the connections are made to the sequential active circuit elements 16D02. Those connections are routed to the Foundation through interconnect lines 17D06 where high impedance probe circuits 16D08 will be used to sense the sequential element output. A selector circuit 16D12 allows one or more of those sequential outputs to be routed out through one or more buffers 16D16 which may be controlled by signals from the Primary circuit to supply the drive of the sequential output signal to the probed signal output 16D14 for debugging or testing. Persons of ordinary skill in the art will appreciate that other configurations are possible like, for example, having multiple groups of probe circuitry 16D08, multiple probe output signals 16D14, and controlling buffers 16D16 with signals not originating in the primary circuit.

In another alternative the foundation substrate 1302 could additionally carry SRAM cells as illustrated in FIG. 17. The SRAM cells 1702 pre-fabricated on the underlying substrate 1302 could be connected 1712 to the primary logic circuit 1706, 1708 built on 1704. As mentioned before, the layers built on 1704 could be aligned to the pre-fabricated structure on the underlying substrate 1302 so that the logic cells could be properly connected to the underlying RAM cells.

FIG. 18A is a drawing illustration of an underlying I/O. The foundation 1302 could also be preprocessed to carry the I/O circuits or part of it, such as the relatively large transistors of the output drive 1812. Additionally TSV in the foundation could be used to bring the I/O connection 1814 all the way to the back side of the foundation. FIG. 18B is a drawing illustration of a side “cut” of an integrated device according to an embodiment of the present invention. The Output Driver is illustrated by PMOS and NMOS output transistors 18B06 coupled through TSV 18B10 to connect to a backside pad or pad bump 18B08. The connection material used in the foundation 1302 can be selected to withstand the temperature of the following process constructing the full device on 1304 as illustrated in FIG. 9A—902, 904, 906, 907, 910, 912, such as tungsten. The foundation could also carry the input protection circuit 1816 connecting the pad 18B08 to the input logic 1820 in the primary circuits or buffer 1822.

An additional embodiment of the present invention may be to use TSVs in the foundation such as TSV 18B10 to connect between wafers to form 3D Integrated Systems. In general each TSV takes a relatively large area, typically a few square microns. When the need is for many TSVs, the overall cost of the area for these TSVs might be high if the use of that area for high density transistors is precluded. Pre-processing these TSVs on the donor wafer on a relatively older process line will significantly reduce the effective costs of the 3D TSV connections. The connection 1824 to the primary silicon circuitry 1820 could be then made at the minimum contact size of few tens of square nanometers, which is two orders of magnitude lower than the few square microns needed by the TSVs. Those of ordinary skill in the art will appreciate that FIG. 18B is for illustration only and is not drawn to scale. Such skilled persons will understand there are many alternative embodiments and component arrangements that could be constructed using the inventive principles shown and that FIG. 18B is not limiting in any way.

FIG. 18C demonstrates a 3D system comprising three dice 18C10, 18C20 and 18C30 coupled together with TSVs 18C12, 18C22 and 18C32 similar to TSV 18B10 as described in association with FIG. 18A. The stack of three dice utilize TSV in the Foundations 18C12, 18C22, and 18C32 for the 3D interconnect may allow for minimum effect or silicon area loss of the Primary silicon 18C14, 18C24 and 18C34 connected to their respective Foundations with minimum size via connections. The three die stacks may be connected to a PC Board using bumps 18C40 connected to the bottom die TSVs 18C32. Those of ordinary skill in the art will appreciate that FIG. 18C is for illustration only and is not drawn to scale. Such skilled persons will understand there are many alternative embodiments and component arrangements that could be constructed using the inventive principles shown and that FIG. 18C is not limiting in any way. For example, a die stack could be placed in a package using flip chip bonding or the bumps 18C40 could be replaced with bond pads and the part flipped over and bonded in a conventional package with bond wires.

FIG. 18D illustrates a 3D IC processor and DRAM system. A well known problem in the computing industry is known as the “memory wall” and relates to the speed the processor can access the DRAM. The prior art proposed solution was to connect a DRAM stack using TSV directly on top of the processor and use a heat spreader attached to the processor back to remove the processor heat. But in order to do so, a special via needs to go “through DRAM” so that the processor I/Os and power could be connected. Having many processor-related ‘through-DRAM vias” leads to a few severe disadvantages. First, it reduces the usable silicon area of the DRAM by a few percent. Second, it increases the power overhead by a few percent. Third, it requires that the DRAM design be coordinated with the processor design which is very commercially challenging. The embodiment of FIG. 18D illustrates one solution to mitigate the above mentioned disadvantages by having a foundation with TSVs as illustrated in FIGS. 18B and 18C. The use of the foundation and primary structure may enable the connections of the processor without going through the DRAM.

In FIG. 18D the processor I/Os and power may be coupled from the face-down microprocessor active area 18D14—the primary layer, by vias 18D08 through heat spreader substrate 18D04 to an interposer 18D06. A heat spreader 18D12, the heat spreader substrate 19D04, and heat sink 18D02 are used to spread the heat generated on the processor active area 18D14. TSVs 18D22 through the Foundation 18D16 are used for the connection of the DRAM stack 18D24. The DRAM stack comprises multiple thinned DRAM 18D18 interconnected by TSV 18D20. Accordingly the DRAM stack does not need to pass through the processor I/O and power planes and could be designed and produced independent of the processor design and layout. The DRAM chip 18D18 that is closest to the Foundation 18D16 may be designed to connect to the Foundation TSVs 18D22, or a separate ReDistribution Layer (or RDL, not shown) may be added in between, or the Foundation 18D16 could serve that function with preprocessed high temperature interconnect layers, such as Tungsten, as described previously. And the processor's active area is not compromised by having TSVs through it as those are done in the Foundation 18D16.

Alternatively the Foundation vias 18D22 could be used to pass the processor I/O and power to the substrate 18D04 and to the interposer 18D06 while the DRAM stack would be coupled directly to the processor active area 18D14. Persons of ordinary skill in the art will appreciate that many more combinations are possible within the scope of the disclosed invention.

FIG. 18E illustrates another embodiment of the present invention wherein the DRAM stack 18D24 may be coupled by wire bonds 18E24 to an RDL (ReDistribution Layer) 18E26 that couples the DRAM to the Foundation vias 18D22, and thus couples them to the face-down processor 18D14.

In yet another embodiment, custom SOI wafers are used where NuVias 18F00 may be processed by the wafer supplier. NuVias 18F00 may be conventional TSVs that may be 1 micron or larger in diameter and may be preprocessed by an SOI wafer vendor. This is illustrated in FIG. 18F with handle wafer 18F02 and Buried Oxide BOX 18F01. The handle wafer 18F02 may typically be many hundreds of microns thick, and the BOX 18F01 may typically be a few hundred nanometers thick. The Integrated Device Manufacturer (IDM) or foundry then processes NuContacts 18F03 to connect to the NuVias 18F00. NuContacts may be conventionally dimensioned contacts etched thru the thin silicon 18F05 and the BOX 18F01 of the SOI and filled with metal. The NuContact diameter DNuContact 18F04, in FIG. 18F may then be processed into the tens of nanometer range. The prior art of construction with bulk silicon wafers 18G00 as illustrated in FIG. 18G typically has a TSV diameter, DTSV_prior_art 18G02, in the micron range. The reduced dimension of NuContact DNuContact 18F04 in FIG. 18F may have important implications for semiconductor designers. The use of NuContacts may provide reduced die size penalty of through-silicon connections, reduced handling of very thin silicon wafers, and reduced design complexity. The arrangement of TSVs in custom SOI wafers can be based on a high-volume integrated device manufacturer (IDM) or foundry's request, or be based on a commonly agreed industry standard.

A process flow as illustrated in FIG. 18H may be utilized to manufacture these custom SOI wafers. Such a flow may be used by a wafer supplier. A silicon donor wafer 18H04 is taken and its surface 18H05 may be oxidized. An atomic species, such as, for example, hydrogen, may then be implanted at a certain depth 18H06. Oxide-to-oxide bonding as described in other embodiments may then be used to bond this wafer with an acceptor wafer 18H08 having pre-processed NuVias 18H07. The NuVias 18H07 may be constructed with a conductive material, such as tungsten or doped silicon, which can withstand high-temperature processing. An insulating barrier, such as, for example, silicon oxide, may be utilized to electrically isolate the NuVia 18H07 from the silicon of the acceptor wafer 18H08. Alternatively, the wafer supplier may construct NuVias 18H07 with silicon oxide. The integrated device manufacturer or foundry etches out this oxide after the high-temperature (more than 400° C.) transistor fabrication is complete and may replace this oxide with a metal such as copper or aluminum. This process may allow a low-melting point, but highly conductive metal, like copper to be used. Following the bonding, a portion 18H10 of the donor silicon wafer 18H04 may be cleaved at 18H06 and then chemically mechanically polished as described in other embodiments.

FIG. 18J depicts another technique to manufacture custom SOI wafers. A standard SOI wafer with substrate 18J01, box 18F01, and top silicon layer 18J02 may be taken and NuVias 18F00 may be formed from the back-side up to the oxide layer. This technique might have a thicker buried oxide 18F01 than a standard SOI process.

FIG. 18I depicts how a custom SOI wafer may be used for 3D stacking of a processor 18I09 and a DRAM 18I10. In this configuration, a processor's power distribution and I/O connections have to pass from the substrate 18I12, go through the DRAM 18I10 and then connect onto the processor 18I09. The above described technique in FIG. 18F may result in a small contact area on the DRAM active silicon, which is very convenient for this processor-DRAM stacking application. The transistor area lost on the DRAM die due to the through-silicon connection 18I13 and 18I14 is very small due to the tens of nanometer diameter of NuContact 18I13 in the active DRAM silicon. It is difficult to design a DRAM when large areas in its center are blocked by large through-silicon connections. Having small size through-silicon connections may help tackle this issue. Persons of ordinary skill in the art will appreciate that this technique may be applied to building processor-SRAM stacks, processor-flash memory stacks, processor-graphics-memory stacks, any combination of the above, and any other combination of related integrated circuits such as, for example, SRAM-based programmable logic devices and their associated configuration ROM/PROM/EPROM/EEPROM devices, ASICs and power regulators, microcontrollers and analog functions, etc. Additionally, the silicon on insulator (SOI) may be a material such as polysilicon, GaAs, GaN, etc. on an insulator. Such skilled persons will appreciate that the applications of NuVia and NuContact technology are extremely general and the scope of the invention is to be limited only by the appended claims.

In another embodiment of the present invention the foundation substrate 1302 could additionally carry re-drive cells (often called buffers). Re-drive cells are common in the industry for signals which is routed over a relatively long path. As the routing has a severe resistance and capacitance penalty it is helpful to insert re-drive circuits along the path to avoid a severe degradation of signal timing and shape. An advantage of having re-drivers in the foundation 1302 is that these re-drivers could be constructed from transistors who could withstand the programming voltage. Otherwise isolation transistors such as 1401 and 1402 or other isolation scheme may be used at the logic cell input and output.

An additional embodiment of the invention may be a modified TSV (Through Silicon Via) flow. This flow may be for wafer-to-wafer TSV and may provide a technique whereby the thickness of the added wafer may be reduced to about 1 micrometer (micron). FIGS. 19A to D illustrate such a technique. The first wafer 1902 may be the base on top of which the ‘hybrid’ 3D structure may be built. A second wafer 1904 may be bonded on top of the first wafer 1902. The new top wafer may be face-down so that the circuits 1905 may be face-to-face with the first wafer 1902 circuits 1903.

The bond may be oxide-to-oxide in some applications or copper-to-copper in other applications. In addition, the bond may be by a hybrid bond wherein some of the bonding surface may be oxide and some may be copper.

After bonding, the top wafer 1904 may be thinned down to about 60 micron in a conventional back-lap and CMP process. FIG. 19B illustrates the now thinned wafer 1906 bonded to the first wafer 1902.

The next step may comprise a high accuracy measurement of the top wafer 1906 thickness. Then, using a high power 1-4 MeV H+ implant, a cleave plane 1910 may be defined in the top wafer 1906. The cleave plane 1910 may be positioned approximately 1 micron above the bond surface as illustrated in FIG. 19C. This process may be performed with a special high power implanter such as, for example, the implanter used by SiGen Corporation for their PV (PhotoVoltaic) application.

Having the accurate measure of the top wafer 1906 thickness and the highly controlled implant process may enable cleaving most of the top wafer 1906 out thereby leaving a very thin layer 1912 of about 1 micron, bonded on top of the first wafer 9302 as illustrated in FIG. 19D.

An advantage of this process flow may be that an additional wafer with circuits could now be placed and bonded on top of the bonded structure 1922 in a similar manner. But first a connection layer may be built on the back of 1912 to allow electrical connection to the bonded structure 1922 circuits. Having the top layer thinned to a single micron level may allow such electrical connection metal layers to be fully aligned to the top wafer 1912 electrical circuits 1905 and may allows the vias through the back side of top layer 1912 to be relatively small, of about 100 nm in diameter.

The thinning of the top layer 1912 may enable the modified TSV to be at the level of 100 nm vs. the 5 microns necessary for TSVs that need to go through 50 microns of silicon. Unfortunately the misalignment of the wafer-to-wafer bonding process may still be quite significant at about +1-0.5 micron. Accordingly, as described elsewhere in this document in relation to FIG. 75 of incorporated by reference parent U.S. application Ser. No. 12/900,379 (U.S. Pat. No. 8,395,191), a landing pad of approximately 1×1 microns may be used on the top of the first wafer 1902 to connect with a small metal contact on the face of the second wafer 1904 while using copper-to-copper bonding. This process may represent a connection density of approximately 1 connection per 1 square micron.

It may be desirable to increase the connection density using a concept as illustrated in FIG. 80 and the associated explanations of incorporated by reference parent U.S. application Ser. No. 12/900,379 (U.S. Pat. No. 8,395,191). In the modified TSV case, it may be much more challenging to do so because the two wafers being bonded may be fully processed and once bonded, only very limited access to the landing strips may be available. However, to construct a via, etching through all layers may be needed. FIG. 20 illustrates a method and structures to address these issues.

FIG. 20A illustrates four metal landing strips 2002 exposed at the upper layer of the first wafer 1902. The landing strips 2002 may be oriented East-West at a length 2006 of the maximum East-West bonding misalignment Mx plus a delta D, which will be explained later. The pitch of the landing strip may be twice the minimum pitch Py of this upper layer of the first wafer 1902. 2003 may indicate an unused potential room for an additional metal strip.

FIG. 20B illustrates landing strips 2012, 2013 exposed at the top of the second wafer 1912. FIG. 20B also shows two columns of landing strips, namely, A and B going North to South. The length of these landing strips is 1.25 Py. The two wafers 1902 and 1912 may be bonded copper-to-copper and the landing strips of FIG. 20A and FIG. 20B may be designed so that the bonding misalignment does not exceed the maximum misalignment Mx in the East-West direction and My in the North-South direction. The landing strips 2012 and 2013 of FIG. 20B may be designed so that they may never unintentionally short to landing strips 2002 of 20A and that either row A landing strips 2012 or row B landing strips 2013 may achieve full contact with landing strips 2002. The delta D may be the size from the East edge of landing strips 2013 of row B to the West edge of A landing strips 2012. The number of landing strips 2012 and 2013 of FIG. 20B may be designed to cover the FIG. 20A landing strips 2002 plus My to cover maximum misalignment error in the North-South direction.

Substantially all the landing strips 2012 and 2013 of FIG. 20B may be routed by the internal routing of the top wafer 1912 to the bottom of the wafer next to the transistor layers. The location on the bottom of the wafer is illustrated in FIG. 19D as the upper side of the 1922 structure. Now new vias 2032 may be formed to connect the landing strips to the top surface of the bonded structure using conventional wafer processing steps. FIG. 20C illustrates all the via connections routed to the landing strips of FIG. 20B, arranged in row A 2032 and row B 2033. In addition, the vias 2036 for bringing in the signals may also be processed. All these vias may be aligned to the top wafer 1912.

As illustrated in FIG. 20C, a metal mask may now be used to connect, for example, four of the vias 2032 and 2033 to the four vias 2036 using metal strips 2038. This metal mask may be aligned to the top wafer 1912 in the East-West direction. This metal mask may also be aligned to the top wafer 1912 in the North-South direction but with a special offset that is based on the bonding misalignment in the North-South direction. The length of the metal structure 2038 in the North South direction may be enough to cover the worst case North-South direction bonding misalignment.

It should be stated again that the invention could be applied to many applications other than programmable logic such a Graphics Processor which may comprise many repeating processing units. Other applications might include general logic design in 3D ASICs (Application Specific Integrated Circuits) or systems combining ASIC layers with layers comprising at least in part other special functions. Persons of ordinary skill in the art will appreciate that many more embodiment and combinations are possible by employing the inventive principles contained herein and such embodiments will readily suggest themselves to such skilled persons. Thus the invention is not to be limited in any way except by the appended claims.

Yet another alternative to implement 3D redundancy to improve yield by replacing a defective circuit is by the use of Direct Write E-beam instead of a programmable connection.

An additional variation of the programmable 3D system may comprise a tiled array of programmable logic tiles connected with I/O structures that are pre fabricated on the base wafer 1302 of FIG. 13.

In yet an additional variation, the programmable 3D system may comprise a tiled array of programmable logic tiles connected with I/O structures that are pre-fabricated on top of the finished base wafer 1302 by using any of the techniques presented in conjunction to FIGS. 21-35 or FIGS. 39-40 of incorporated by reference parent U.S. application Ser. No. 12/900,379 (U.S. Pat. No. 8,395,191). In fact any of the alternative structures presented in FIG. 10 herein may be fabricated on top of each other by the 3D techniques presented in conjunction with FIGS. 21-35 or FIGS. 39-40 of incorporated by reference parent U.S. application Ser. No. 12/900,379 (U.S. Pat. No. 8,395,191). Accordingly many variations of 3D programmable systems may be constructed with a limited set of masks by mixing different structures to form various 3D programmable systems by varying the amount and 3D position of logic and type of I/Os and type of memories and so forth.

Additional flexibility and reuse of masks may be achieved by utilizing only a portion of the full reticle exposure. Modern steppers allow covering portions of the reticle and hence projecting only a portion of the reticle. Accordingly a portion of a mask set may be used for one function while another portion of that same mask set would be used for another function. For example, let the structure of FIG. 37 of incorporated by reference parent U.S. application Ser. No. 12/900,379 (U.S. Pat. No. 8,395,191) represent the logic portion of the end device of a 3D programmable system. On top of that 3×3 programmable tile structure I/O structures could be built utilizing process techniques according to FIGS. 21-35 or FIGS. 39-40 of incorporated by reference parent U.S. application Ser. No. 12/900,379 (U.S. Pat. No. 8,395,191). There may be a set of masks where various portions provide for the overlay of different I/O structures; for example, one portion comprising simple I/Os, and another of Serializer/Deserializer (Ser/Des) I/Os. Each set is designed to provide tiles of I/O that perfectly overlay the programmable logic tiles. Then out of these two portions on one mask set, multiple variations of end systems could be produced, including one with all nine tiles as simple I/Os, another with SerDes overlaying tile (0,0) while simple I/Os are overlaying the other eight tiles, another with SerDes overlaying tiles (0,0), (0,1) and (0,2) while simple I/Os are overlaying the other 6 tiles, and so forth. In fact, if properly designed, multiples of layers could be fabricated one on top of the other offering a large variety of end products from a limited set of masks. Persons of ordinary skill in the art will appreciate that this technique has applicability beyond programmable logic and may profitably be employed in the construction of many 3D ICs and 3D systems. Thus the scope of the invention is only to be limited by the appended claims.

In yet an additional alternative of the current invention, the 3D antifuse Configurable System, may also comprise a Programming Die. In some cases of FPGA products, and primarily in antifuse-based products, there is an external apparatus that may be used for the programming the device. In many cases it is a user convenience to integrate this programming function into the FPGA device. This may result in a significant die overhead as the programming process needs higher voltages as well as control logic. The programmer function could be designed into a dedicated Programming Die. Such a Programmer Die could comprise the charge pump, to generate the higher programming voltage, and a controller with the associated programming to program the antifuse configurable dies within the 3D Configurable circuits, and the programming check circuits. The Programming Die might be fabricated using a lower cost older semiconductor process. An additional advantage of this 3D architecture of the Configurable System may be a high volume cost reduction option wherein the antifuse layer may be replaced with a custom layer and, therefore, the Programming Die could be removed from the 3D system for a more cost effective high volume production.

It will be appreciated by persons of ordinary skill in the art, that the present invention is using the term antifuse as it is the common name in the industry, but it also refers in this invention to any micro element that functions like a switch, meaning a micro element that initially has highly resistive-OFF state, and electronically it could be made to switch to a very low resistance—ON state. It could also correspond to a device to switch ON-OFF multiple times—a re-programmable switch. As an example there are new innovations, such as the electro-statically actuated Metal-Droplet micro-switch introduced by C. J. Kim of UCLA micro & nano manufacturing lab, that may be compatible for integration onto CMOS chips.

It will be appreciated by persons skilled in the art that the present invention is not limited to antifuse configurable logic and it will be applicable to other non-volatile configurable logic. A good example for such is the Flash based configurable logic. Flash programming may also need higher voltages, and having the programming transistors and the programming circuits in the base diffusion layer may reduce the overall density of the base diffusion layer. Using various embodiments of the current invention may be useful and could allow a higher device density. It is therefore suggested to build the programming transistors and the programming circuits, not as part of the diffusion layer, but according to one or more embodiments of the present invention. In high volume production one or more custom masks could be used to replace the function of the Flash programming and accordingly save the need to add on the programming transistors and the programming circuits.

Unlike metal-to-metal antifuses that could be placed as part of the metal interconnection, Flash circuits need to be fabricated in the base diffusion layers. As such it might be less efficient to have the programming transistor in a layer far above. An alternative embodiment of the current invention is to use Through-Silicon-Via 916 to connect the configurable logic device and its Flash devices to an underlying structure 914 comprising the programming transistors.

In this document, various terms have been used while generally referring to the element. For example, “house” refers to the first mono-crystalline layer with its transistors and metal interconnection layer or layers. This first mono-crystalline layer has also been referred to as the main wafer and sometimes as the acceptor wafer and sometimes as the base wafer.

Some embodiments of the current invention may include alternative techniques to build IC (Integrated Circuit) devices including techniques and methods to construct 3D IC systems. Some embodiments of the present invention may enable device solutions with far less power consumption than prior art. These device solutions could be very useful for the growing application of mobile electronic devices such as mobile phones, smart phone, cameras and the like. For example, incorporating the 3D IC semiconductor devices according to some embodiments of the present invention within these mobile electronic devices could provide superior mobile units that could operate much more efficiently and for a much longer time than with prior art technology.

3D ICs according to some embodiments of the current invention could also enable electronic and semiconductor devices with much a higher performance due to the shorter interconnect as well as semiconductor devices with far more complexity via multiple levels of logic and providing the ability to repair or use redundancy. The achievable complexity of the semiconductor devices according to some embodiments of the present invention could far exceed what was practical with the prior art technology. These advantages could lead to more powerful computer systems and improved systems that have embedded computers.

Some embodiments of the current invention may also enable the design of state of the art electronic systems at a greatly reduced non-recurring engineering (NRE) cost by the use of high density 3D FPGAs or various forms of 3D array base ICs with reduced custom masks as been described previously. These systems could be deployed in many products and in many market segments. Reduction of the NRE may enable new product family or application development and deployment early in the product lifecycle by lowering the risk of upfront investment prior to a market being developed. The above advantages may also be provided by various mixes such as reduced NRE using generic masks for layers of logic and other generic mask for layers of memories and building a very complex system using the repair technology to overcome the inherent yield limitation. Another form of mix could be building a 3D FPGA and add on it 3D layers of customizable logic and memory so the end system could have field programmable logic on top of the factory customized logic. In fact there are many ways to mix the many innovative elements to form 3D IC to support the need of an end system, including using multiple devices wherein more than one device incorporates elements of the invention. An end system could benefits from memory device utilizing the invention 3D memory together with high performance 3D FPGA together with high density 3D logic and so forth. Using devices that use one or multiple elements of the invention would allow for better performance and or lower power and other advantages resulting from the inventions to provide the end system with a competitive edge. Such end system could be electronic based products or other type of systems that include some level of embedded electronics, such as, for example, cars, remote controlled vehicles, etc.

To improve the contact resistance of very small scaled contacts, the semiconductor industry employs various metal silicides, such as, for example, cobalt silicide, titanium silicide, tantalum silicide, and nickel silicide. The current advanced CMOS processes, such as, for example, 45 nm, 32 nm, and 22 nm employ nickel silicides to improve deep submicron source and drain contact resistances. Background information on silicides utilized for contact resistance reduction can be found in “NiSi Salicide Technology for Scaled CMOS,” H. Iwai, et. al., Microelectronic Engineering, 60 (2002), pp 157-169; “Nickel vs. Cobalt Silicide integration for sub-50 nm CMOS”, B. Froment, et. al., IMEC ESS Circuits, 2003; and “65 and 45-nm Devices—an Overview”, D. James, Semicon West, July 2008, ctr_024377. To achieve the lowest nickel silicide contact and source/drain resistances, the nickel on silicon must be heated to at least 450° C.

Thus it may be desirable to enable low resistances for process flows in this document where the post layer transfer temperature exposures must remain under approximately 400° C. due to metallization, such as, for example, copper and aluminum, and low-k dielectrics present. The example process flow forms a Recessed Channel Array Transistor (RCAT), but this or similar flows may be applied to other process flows and devices, such as, for example, S-RCAT, JLT, V-groove, JFET, bipolar, and replacement gate flows.

It will also be appreciated by persons of ordinary skill in the art that the present invention is not limited to what has been particularly shown and described hereinabove. Rather, the scope of the present invention includes both combinations and sub-combinations of the various features described hereinabove as well as modifications and variations which would occur to such skilled persons upon reading the foregoing description. Thus the invention is to be limited only by the appended claims.

Claims

1. A method to form a 3D integrated circuit, the method comprising: providing a first wafer comprising a first crystalline substrate, a plurality of first transistors, and first copper interconnecting layers, wherein said first copper interconnecting layers at least interconnect said plurality of first transistors;providing a second wafer comprising a second crystalline substrate, a plurality of second transistors, and second copper interconnecting layers, wherein said second copper interconnecting layers at least interconnect said plurality of second transistors; and thenperforming a face-to-face bonding of said second wafer on top of said first wafer, wherein said face-to-face bonding comprises copper to copper bonding; andthinning said second crystalline substrate to a thickness of less than 5 micro-meters.
2. The method of claim 1, further comprising: forming a via through said thinned said second crystalline substrate, wherein said via has a radius of less than 1 micro-meter.
3. The method of claim 1, wherein said second crystalline substrate does not comprise a built-in oxide layer.
4. The method of claim 1, wherein said face-to-face bonding comprises hybrid bonding.
5. The method of claim 1, wherein said first wafer comprises memory control circuits and said second wafer comprises a plurality of memory cells, or, said second wafer comprises memory control circuits and said first wafer comprises a plurality of memory cells.
6. The method of claim 1, further comprising: forming vias through said thinned said second crystalline substrate, wherein said vias have a radius of less than 1 micro-meter; andwherein at least one of said vias is used to connect said 3D integrated circuit to an external device.
7. The method of claim 1, wherein said first wafer comprises a plurality of self-aligned memory levels.
8. A method to form a 3D integrated circuit, the method comprising: providing a first wafer comprising a first crystalline substrate, a plurality of first transistors, and first copper interconnecting layers, wherein said first copper interconnecting layers at least interconnect said plurality of first transistors;providing a second wafer comprising a second crystalline substrate, a plurality of second transistors, and second copper interconnecting layers, wherein said second copper interconnecting layers at least interconnect said plurality of second transistors; and thenperforming a face-to-face bonding of said second wafer on top of said first wafer, wherein said face-to-face bonding comprises metal to metal bonding,wherein said first wafer comprises memory control circuits and said second wafer comprises a plurality of memory cells, or said second wafer comprises memory control circuits and said first wafer comprises a plurality of memory cells.
9. The method of claim 8, wherein said second crystalline substrate is thinned to a thickness of less than 5 micro-meters.
10. The method of claim 8, wherein said second crystalline substrate does not comprise a built-in oxide layer.
11. The method of claim 8, wherein said face-to-face bonding comprises hybrid bonding.
12. The method of claim 8, wherein processing of at least one of said plurality of second transistors comprises a gate replacement step.
13. The method of claim 8, further comprising: forming vias through said second crystalline substrate, wherein at least one of said vias is used to connect said 3D integrated circuit to an external device.
14. The method of claim 8, wherein said first wafer comprises a plurality of self-aligned memory levels.
15. A method to form a 3D integrated circuit, the method comprising: providing a first wafer comprising a first crystalline substrate, a plurality of first transistors, and first copper interconnecting layers, wherein said first copper interconnecting layers at least interconnect said plurality of first transistors;providing a second wafer comprising a second crystalline substrate, a plurality of second transistors, and second copper interconnecting layers, wherein said second copper interconnecting layers at least interconnect said plurality of second transistors; and thenperforming a face-to-face bonding of said second wafer on top of said first wafer, wherein said face-to-face bonding comprises copper to copper bonding; andthinning said second crystalline substrate to a thickness of less than 20 micro-meters.
16. The method of claim 15, wherein said second crystalline substrate does not comprise a built-in oxide layer.
17. The method of claim 15, wherein said face-to-face bonding comprises hybrid bonding.
18. The method of claim 15, wherein said first wafer comprises memory control circuits and said second wafer comprises a plurality of memory cells, or said second wafer comprises memory control circuits and said first wafer comprises a plurality of memory cells.
19. The method of claim 15, further comprising: forming vias through said thinned said second crystalline substrate, and wherein at least one of said vias is used to connect said 3D integrated circuit to an external device.
20. The method of claim 15, wherein said first wafer comprises a plurality of self-aligned memory levels.

CROSS-REFERENCE OF RELATED APPLICATIONS

This application is a continuation-in-part of U.S. patent application Ser. No. 16/242,300 filed Jan. 8, 2019, which is a continuation-in-part of U.S. patent application Ser. No. 15/922,913 filed Mar. 16, 2018, (now issued as U.S. Pat. No. 10,354,995 on Jul. 16, 2019), which is a continuation-in-part of U.S. patent application Ser. No. 15/409,740 filed Jan. 19, 2017, (now issued as U.S. Pat. No. 9,941,332 on Apr. 10, 2018), which is a continuation-in-part of U.S. patent application Ser. No. 15/224,929 filed Aug. 1, 2016 (now issued as U.S. Pat. No. 9,853,089 on Dec. 26, 2017), which is a continuation-in-part of U.S. patent application Ser. No. 14/514,386 filed Oct. 15, 2014 (now issued as U.S. Pat. No. 9,406,670 on Aug. 2, 2016), which is a continuation of U.S. patent application Ser. No. 13/492,382 filed Jun. 8, 2012 (now issued as U.S. Pat. No. 8,907,442 on Dec. 9, 2014), which is a continuation of U.S. patent application Ser. No. 13/246,384 filed Sep. 27, 2011(now issued as U.S. Pat. No. 8,237,228 on Aug. 7, 2012), which is a continuation U.S. patent application Ser. No. 12/900,379 filed Oct. 7, 2010 (now issued as U.S. Pat. No. 8,395,191 on Mar. 12, 2013), which is a continuation-in-part of U.S. patent application Ser. No. 12/859,665 filed Aug. 19, 2010 (now issued as U.S. Pat. No. 8,405,420 on Mar. 26, 2013), which is a continuation-in-part of U.S. patent application Ser. No. 12/849,272 filed Aug. 3, 2010 (now issued as U.S. Pat. No. 7,986,042 on Jul. 26, 2011) and U.S. patent application Ser. No. 12/847,911 filed Jul. 30, 2010 (now issued as U.S. Pat. No. 7,960,242 on Jun. 14, 2011); U.S. patent application Ser. No. 12/847,911 is a continuation-in-part of U.S. patent application Ser. No. 12/792,673 filed Jun. 2, 2010 (now issued as U.S. Pat. No. 7,964,916 on Jun. 21, 2011), U.S. patent application Ser. No. 12/797,493 filed Jun. 9, 2010 (now issued as U.S. Pat. No. 8,115,511 on Feb. 14, 2012), and U.S. patent application Ser. No. 12/706,520 filed Feb. 16, 2010; both U.S. patent application Ser. No. 12/792,673 and U.S. patent application Ser. No. 12/797,493 are continuation-in-part applications of U.S. patent application Ser. No. 12/577,532 filed Oct. 12, 2009, the entire contents of all of the foregoing are incorporated by reference. The entire contents of U.S. application Ser. No. 13/273,712, which was filed on Oct. 14, 2011, and is now U.S. Pat. No. 8,273,610 is incorporated by reference.

US Referenced Citations (942)

Number	Name	Date	Kind
3007090	Rutz	Oct 1961	A
3819959	Chang et al.	Jun 1974	A
4009483	Clark	Feb 1977	A
4197555	Uehara et al.	Apr 1980	A
4213139	Rao et al.	Jul 1980	A
4400715	Barbee et al.	Aug 1983	A
4487635	Kugimiya et al.	Dec 1984	A
4510670	Schwabe	Apr 1985	A
4522657	Rohatgi et al.	Jun 1985	A
4612083	Yasumoto et al.	Sep 1986	A
4643950	Ogura et al.	Feb 1987	A
4704785	Curran	Nov 1987	A
4711858	Harder et al.	Dec 1987	A
4721885	Brodie	Jan 1988	A
4732312	Kennedy et al.	Mar 1988	A
4733288	Sato	Mar 1988	A
4829018	Wahlstrom	May 1989	A
4854986	Raby	Aug 1989	A
4866304	Yu	Sep 1989	A
4939568	Kato et al.	Jul 1990	A
4956307	Pollack et al.	Sep 1990	A
5012153	Atkinson et al.	Apr 1991	A
5032007	Silverstein et al.	Jul 1991	A
5047979	Leung	Sep 1991	A
5087585	Hayashi	Feb 1992	A
5093704	Sato et al.	Mar 1992	A
5106775	Kaga et al.	Apr 1992	A
5152857	Ito et al.	Oct 1992	A
5162879	Gill	Nov 1992	A
5189500	Kusunoki	Feb 1993	A
5217916	Anderson et al.	Jun 1993	A
5250460	Yamagata et al.	Oct 1993	A
5258643	Cohen	Nov 1993	A
5265047	Leung et al.	Nov 1993	A
5266511	Takao	Nov 1993	A
5277748	Sakaguchi et al.	Jan 1994	A
5286670	Kang et al.	Feb 1994	A
5294556	Kawamura	Mar 1994	A
5308782	Mazure et al.	May 1994	A
5312771	Yonehara	May 1994	A
5317236	Zavracky et al.	May 1994	A
5324980	Kusunoki	Jun 1994	A
5355022	Sugahara et al.	Oct 1994	A
5371037	Yonehara	Dec 1994	A
5374564	Bruel	Dec 1994	A
5374581	Ichikawa et al.	Dec 1994	A
5424560	Norman et al.	Jun 1995	A
5475280	Jones et al.	Dec 1995	A
5478762	Chao	Dec 1995	A
5485031	Zhang et al.	Jan 1996	A
5498978	Takahashi et al.	Mar 1996	A
5527423	Neville et al.	Jun 1996	A
5535342	Taylor	Jul 1996	A
5554870	Fitch et al.	Sep 1996	A
5563084	Ramm et al.	Oct 1996	A
5583349	Norman et al.	Dec 1996	A
5583350	Norman et al.	Dec 1996	A
5586291	Lasker	Dec 1996	A
5594563	Larson	Jan 1997	A
5604137	Yamazaki et al.	Feb 1997	A
5617991	Pramanick et al.	Apr 1997	A
5627106	Hsu	May 1997	A
5656548	Zavracky et al.	Aug 1997	A
5656553	Leas et al.	Aug 1997	A
5659194	Iwamatsu	Aug 1997	A
5670411	Yonehara	Sep 1997	A
5681756	Norman et al.	Oct 1997	A
5695557	Yamagata et al.	Dec 1997	A
5701027	Gordon et al.	Dec 1997	A
5707745	Forrest et al.	Jan 1998	A
5714395	Bruel	Feb 1998	A
5721160	Forrest et al.	Feb 1998	A
5737748	Shigeeda	Apr 1998	A
5739552	Kimura et al.	Apr 1998	A
5744979	Goetting	Apr 1998	A
5748161	Lebby et al.	May 1998	A
5757026	Forrest et al.	May 1998	A
5770483	Kadosh	Jun 1998	A
5770881	Pelella et al.	Jun 1998	A
5781031	Bertin et al.	Jul 1998	A
5817574	Gardner	Oct 1998	A
5829026	Leung et al.	Oct 1998	A
5835396	Zhang	Nov 1998	A
5854123	Sato et al.	Dec 1998	A
5861929	Spitzer	Jan 1999	A
5877034	Ramm	Mar 1999	A
5877070	Goesele et al.	Mar 1999	A
5882987	Srikrishnan	Mar 1999	A
5883525	Tavana et al.	Mar 1999	A
5889903	Rao	Mar 1999	A
5893721	Huang et al.	Apr 1999	A
5915167	Leedy	Jun 1999	A
5920788	Reinberg	Jul 1999	A
5937312	Iyer et al.	Aug 1999	A
5943574	Tehrani et al.	Aug 1999	A
5952680	Strife	Sep 1999	A
5952681	Chen	Sep 1999	A
5965875	Merrill	Oct 1999	A
5977579	Noble	Nov 1999	A
5977961	Rindal	Nov 1999	A
5980633	Yamagata et al.	Nov 1999	A
5985742	Henley et al.	Nov 1999	A
5994746	Reisinger	Nov 1999	A
5998808	Matsushita	Dec 1999	A
6001693	Yeouchung et al.	Dec 1999	A
6009496	Tsai	Dec 1999	A
6020252	Aspar et al.	Feb 2000	A
6020263	Shih et al.	Feb 2000	A
6027958	Vu et al.	Feb 2000	A
6030700	Forrest et al.	Feb 2000	A
6052498	Paniccia	Apr 2000	A
6054370	Doyle	Apr 2000	A
6057212	Chan et al.	May 2000	A
6071795	Cheung et al.	Jun 2000	A
6075268	Gardner et al.	Jun 2000	A
6103597	Aspar et al.	Aug 2000	A
6111260	Dawson et al.	Aug 2000	A
6125217	Paniccia et al.	Sep 2000	A
6153495	Kub et al.	Nov 2000	A
6191007	Matsui et al.	Feb 2001	B1
6200878	Yamagata	Mar 2001	B1
6222203	Ishibashi et al.	Apr 2001	B1
6226197	Nishimura	May 2001	B1
6229161	Nemati et al.	May 2001	B1
6242324	Kub et al.	Jun 2001	B1
6242778	Marmillion et al.	Jun 2001	B1
6252465	Katoh	Jun 2001	B1
6259623	Takahashi	Jul 2001	B1
6261935	See et al.	Jul 2001	B1
6264805	Forrest et al.	Jul 2001	B1
6281102	Cao et al.	Aug 2001	B1
6294018	Hamm et al.	Sep 2001	B1
6306705	Parekh et al.	Oct 2001	B1
6321134	Henley et al.	Nov 2001	B1
6322903	Siniaguine et al.	Nov 2001	B1
6331468	Aronowitz et al.	Dec 2001	B1
6331790	Or-Bach et al.	Dec 2001	B1
6331943	Naji et al.	Dec 2001	B1
6353492	McClelland et al.	Mar 2002	B2
6355501	Fung et al.	Mar 2002	B1
6355976	Faris	Mar 2002	B1
6358631	Forrest et al.	Mar 2002	B1
6365270	Forrest et al.	Apr 2002	B2
6376337	Wang et al.	Apr 2002	B1
6377504	Hilbert	Apr 2002	B1
6380046	Yamazaki	Apr 2002	B1
6392253	Saxena	May 2002	B1
6404043	Isaak	Jun 2002	B1
6417108	Akino et al.	Jul 2002	B1
6420215	Knall et al.	Jul 2002	B1
6423614	Doyle	Jul 2002	B1
6429481	Mo et al.	Aug 2002	B1
6429484	Yu	Aug 2002	B1
6430734	Zahar	Aug 2002	B1
6448615	Forbes	Sep 2002	B1
6475869	Yu	Nov 2002	B1
6476493	Or-Bach et al.	Nov 2002	B2
6479821	Hawryluk et al.	Nov 2002	B1
6483707	Freuler et al.	Nov 2002	B1
6507115	Hofstee	Jan 2003	B1
6515334	Yamazaki et al.	Feb 2003	B2
6515511	Sugibayashi et al.	Feb 2003	B2
6526559	Schiefele et al.	Feb 2003	B2
6528391	Henley et al.	Mar 2003	B1
6534352	Kim	Mar 2003	B1
6534382	Sakaguchi et al.	Mar 2003	B1
6544837	Divakauni et al.	Apr 2003	B1
6545314	Forbes et al.	Apr 2003	B2
6555901	Yoshihara et al.	Apr 2003	B1
6563139	Hen	May 2003	B2
6580124	Cleeves	Jun 2003	B1
6580289	Cox	Jun 2003	B2
6600173	Tiwari	Jul 2003	B2
6617694	Kodaira et al.	Sep 2003	B2
6620659	Emmma et al.	Sep 2003	B2
6624046	Zavracky et al.	Sep 2003	B1
6627518	Inoue et al.	Sep 2003	B1
6627985	Huppenthal et al.	Sep 2003	B2
6630713	Geusic	Oct 2003	B2
6635552	Gonzalez	Oct 2003	B1
6635588	Hawryluk et al.	Oct 2003	B1
6638834	Gonzalez	Oct 2003	B2
6642744	Or-Bach et al.	Nov 2003	B2
6653209	Yamagata	Nov 2003	B1
6653712	Knall et al.	Nov 2003	B2
6661085	Kellar et al.	Dec 2003	B2
6677204	Cleeves et al.	Jan 2004	B2
6686253	Or-Bach	Feb 2004	B2
6689660	Noble	Feb 2004	B1
6701071	Wada et al.	Mar 2004	B2
6703328	Tanaka et al.	Mar 2004	B2
6756633	Wang et al.	Jun 2004	B2
6756811	Or-Bach	Jun 2004	B2
6759282	Campbell et al.	Jul 2004	B2
6762076	Kim et al.	Jul 2004	B2
6774010	Chu et al.	Aug 2004	B2
6805979	Ogura et al.	Oct 2004	B2
6806171	Ulyashin et al.	Oct 2004	B1
6809009	Aspar et al.	Oct 2004	B2
6815781	Vyvoda et al.	Nov 2004	B2
6819136	Or-Bach	Nov 2004	B2
6821826	Chan et al.	Nov 2004	B1
6841813	Walker et al.	Jan 2005	B2
6844243	Gonzalez	Jan 2005	B1
6864534	Ipposhi et al.	Mar 2005	B2
6875671	Faris	Apr 2005	B2
6882572	Wang et al.	Apr 2005	B2
6888375	Feng et al.	May 2005	B2
6917219	New	Jul 2005	B2
6927431	Gonzalez	Aug 2005	B2
6930511	Or-Bach	Aug 2005	B2
6943067	Greenlaw	Sep 2005	B2
6943407	Ouyang et al.	Sep 2005	B2
6949421	Padmanabhan et al.	Sep 2005	B1
6953956	Or-Bach et al.	Oct 2005	B2
6967149	Meyer et al.	Nov 2005	B2
6985012	Or-Bach	Jan 2006	B2
6989687	Or-Bach	Jan 2006	B2
6995430	Langdo et al.	Feb 2006	B2
6995456	Nowak	Feb 2006	B2
7015719	Feng et al.	Mar 2006	B1
7016569	Mule et al.	Mar 2006	B2
7018875	Madurawe	Mar 2006	B2
7019557	Madurawe	Mar 2006	B2
7043106	West et al.	May 2006	B2
7052941	Lee	May 2006	B2
7064579	Madurawe	Jun 2006	B2
7067396	Aspar et al.	Jun 2006	B2
7067909	Reif et al.	Jun 2006	B2
7068070	Or-Bach	Jun 2006	B2
7068072	New et al.	Jun 2006	B2
7078739	Nemati et al.	Jul 2006	B1
7094667	Bower	Aug 2006	B1
7098691	Or-Bach et al.	Aug 2006	B2
7105390	Brask et al.	Sep 2006	B2
7105871	Or-Bach et al.	Sep 2006	B2
7109092	Tong	Sep 2006	B2
7110629	Bjorkman et al.	Sep 2006	B2
7111149	Eilert	Sep 2006	B2
7112815	Prall	Sep 2006	B2
7115945	Lee et al.	Oct 2006	B2
7115966	Ido et al.	Oct 2006	B2
7141853	Campbell et al.	Nov 2006	B2
7148119	Sakaguchi et al.	Dec 2006	B1
7157787	Kim et al.	Jan 2007	B2
7157937	Apostol et al.	Jan 2007	B2
7166520	Henley	Jan 2007	B1
7170807	Fazan et al.	Jan 2007	B2
7173369	Forrest et al.	Feb 2007	B2
7180091	Yamazaki et al.	Feb 2007	B2
7180379	Hopper et al.	Feb 2007	B1
7183611	Bhattacharyya	Feb 2007	B2
7189489	Kunimoto et al.	Mar 2007	B2
7205204	Ogawa et al.	Apr 2007	B2
7209384	Kim	Apr 2007	B1
7217636	Atanackovic	May 2007	B1
7223612	Sarma	May 2007	B2
7242012	Leedy	Jul 2007	B2
7245002	Akino et al.	Jul 2007	B2
7256104	Ito et al.	Aug 2007	B2
7259091	Schuehrer et al.	Aug 2007	B2
7265421	Madurawe	Sep 2007	B2
7271420	Cao	Sep 2007	B2
7274207	Sugawara et al.	Sep 2007	B2
7282951	Huppenthal et al.	Oct 2007	B2
7284226	Kondapalli	Oct 2007	B1
7296201	Abramovici	Nov 2007	B2
7304355	Zhang	Dec 2007	B2
7312109	Madurawe	Dec 2007	B2
7312487	Alam et al.	Dec 2007	B2
7314788	Shaw	Jan 2008	B2
7335573	Takayama et al.	Feb 2008	B2
7337425	Kirk	Feb 2008	B2
7338884	Shimoto et al.	Mar 2008	B2
7342415	Teig et al.	Mar 2008	B2
7351644	Henley	Apr 2008	B2
7358601	Plants et al.	Apr 2008	B1
7362133	Madurawe	Apr 2008	B2
7369435	Forbes	May 2008	B2
7371660	Henley et al.	May 2008	B2
7378702	Lee	May 2008	B2
7381989	Kim	Jun 2008	B2
7385283	Wu	Jun 2008	B2
7393722	Issaq et al.	Jul 2008	B1
7402483	Yu et al.	Jul 2008	B2
7402897	Leedy	Jul 2008	B2
7419844	Lee et al.	Sep 2008	B2
7432185	Kim	Oct 2008	B2
7436027	Ogawa et al.	Oct 2008	B2
7439773	Or-Bach et al.	Oct 2008	B2
7446563	Madurawe	Nov 2008	B2
7459752	Doris et al.	Dec 2008	B2
7459763	Issaq et al.	Dec 2008	B1
7459772	Speers	Dec 2008	B2
7463062	Or-Bach et al.	Dec 2008	B2
7463502	Stipe	Dec 2008	B2
7470142	Lee	Dec 2008	B2
7470598	Lee	Dec 2008	B2
7476939	Okhonin et al.	Jan 2009	B2
7477540	Okhonin et al.	Jan 2009	B2
7485968	Enquist et al.	Feb 2009	B2
7486563	Waller et al.	Feb 2009	B2
7488980	Takafuji et al.	Feb 2009	B2
7492632	Carman	Feb 2009	B2
7495473	McCollum et al.	Feb 2009	B2
7498675	Farnworth et al.	Mar 2009	B2
7499352	Singh	Mar 2009	B2
7499358	Bauser	Mar 2009	B2
7508034	Takafuji et al.	Mar 2009	B2
7514748	Fazan et al.	Apr 2009	B2
7521806	Trezza	Apr 2009	B2
7525186	Kim et al.	Apr 2009	B2
7535089	Fitzgerald	May 2009	B2
7541616	Fazan et al.	Jun 2009	B2
7547589	Iriguchi	Jun 2009	B2
7553745	Lim	Jun 2009	B2
7557367	Rogers et al.	Jul 2009	B2
7558141	Katsumata et al.	Jul 2009	B2
7563659	Kwon et al.	Jul 2009	B2
7566855	Olsen et al.	Jul 2009	B2
7566974	Konevecki	Jul 2009	B2
7586778	Ho et al.	Sep 2009	B2
7589375	Jang et al.	Sep 2009	B2
7608848	Ho et al.	Oct 2009	B2
7612411	Walker	Nov 2009	B2
7615462	Kim et al.	Nov 2009	B2
7622367	Nuzzo et al.	Nov 2009	B1
7632738	Lee	Dec 2009	B2
7633162	Lee	Dec 2009	B2
7666723	Frank et al.	Feb 2010	B2
7670912	Yeo	Mar 2010	B2
7671371	Lee	Mar 2010	B2
7671460	Lauxtermann et al.	Mar 2010	B2
7674687	Henley	Mar 2010	B2
7687372	Jain	Mar 2010	B2
7687872	Cazaux	Mar 2010	B2
7688619	Lung et al.	Mar 2010	B2
7692202	Bensch	Apr 2010	B2
7692448	Solomon	Apr 2010	B2
7692944	Bernstein et al.	Apr 2010	B2
7697316	Lai et al.	Apr 2010	B2
7709932	Nemoto et al.	May 2010	B2
7718508	Lee	May 2010	B2
7719876	Chevallier	May 2010	B2
7723207	Alam et al.	May 2010	B2
7728326	Yamazaki et al.	Jun 2010	B2
7732301	Pinnington et al.	Jun 2010	B1
7741673	Tak et al.	Jun 2010	B2
7742331	Watanabe	Jun 2010	B2
7745250	Han	Jun 2010	B2
7749884	Mathew et al.	Jul 2010	B2
7750669	Spangaro	Jul 2010	B2
7755622	Yvon	Jul 2010	B2
7759043	Tanabe et al.	Jul 2010	B2
7768115	Lee et al.	Aug 2010	B2
7772039	Kerber	Aug 2010	B2
7772096	DeSouza et al.	Aug 2010	B2
7774735	Sood	Aug 2010	B1
7776715	Wells et al.	Aug 2010	B2
7777330	Pelley et al.	Aug 2010	B2
7786460	Lung et al.	Aug 2010	B2
7786535	Abou-Khalil et al.	Aug 2010	B2
7790524	Abadeer et al.	Sep 2010	B2
7795619	Hara	Sep 2010	B2
7799675	Lee	Sep 2010	B2
7800099	Yamazaki et al.	Sep 2010	B2
7800148	Lee et al.	Sep 2010	B2
7800163	Izumi et al.	Sep 2010	B2
7800199	Oh et al.	Sep 2010	B2
7816721	Yamazaki	Oct 2010	B2
7843718	Koh et al.	Nov 2010	B2
7846814	Lee	Dec 2010	B2
7863095	Sasaki et al.	Jan 2011	B2
7864568	Fujisaki et al.	Jan 2011	B2
7867822	Lee	Jan 2011	B2
7888764	Lee	Feb 2011	B2
7910432	Tanaka et al.	Mar 2011	B2
7915164	Konevecki et al.	Mar 2011	B2
7919845	Karp	Apr 2011	B2
7965102	Bauer et al.	Jun 2011	B1
7968965	Kim	Jun 2011	B2
7969193	Wu et al.	Jun 2011	B1
7973314	Yang	Jul 2011	B2
7982250	Yamazaki et al.	Jul 2011	B2
7983065	Samachisa	Jul 2011	B2
8008732	Kiyotoshi	Aug 2011	B2
8013399	Thomas et al.	Sep 2011	B2
8014166	Yazdani	Sep 2011	B2
8014195	Okhonin et al.	Sep 2011	B2
8022493	Bang	Sep 2011	B2
8030780	Kirby et al.	Oct 2011	B2
8031544	Kim et al.	Oct 2011	B2
8032857	McIlrath	Oct 2011	B2
8044448	Kamigaichi et al.	Oct 2011	B2
8044464	Yamazaki et al.	Oct 2011	B2
8068364	Maejima	Nov 2011	B2
8106520	Keeth et al.	Jan 2012	B2
8107276	Breitwisch et al.	Jan 2012	B2
8129256	Farooq et al.	Mar 2012	B2
8129258	Hosier et al.	Mar 2012	B2
8130547	Widjaja et al.	Mar 2012	B2
8136071	Solomon	Mar 2012	B2
8138502	Nakamura et al.	Mar 2012	B2
8153520	Chandrashekar	Apr 2012	B1
8158515	Farooq et al.	Apr 2012	B2
8178919	Fujiwara et al.	May 2012	B2
8183630	Batude et al.	May 2012	B2
8184463	Saen et al.	May 2012	B2
8185685	Selinger	May 2012	B2
8203187	Lung et al.	Jun 2012	B2
8208279	Lue	Jun 2012	B2
8209649	McIlrath	Jun 2012	B2
8228684	Losavio et al.	Jul 2012	B2
8266560	McIlrath	Aug 2012	B2
8264065	Su et al.	Sep 2012	B2
8288816	Komori et al.	Oct 2012	B2
8294199	Yahashi et al.	Oct 2012	B2
8324680	Izumi et al.	Dec 2012	B2
8338882	Tanaka et al.	Dec 2012	B2
8343851	Kim et al.	Jan 2013	B2
8354308	Kang et al.	Jan 2013	B2
8355273	Liu	Jan 2013	B2
8374033	Kito et al.	Feb 2013	B2
8426294	Lung et al.	Apr 2013	B2
8432719	Lue	Apr 2013	B2
8432751	Hafez	Apr 2013	B2
8455941	Ishihara et al.	Jun 2013	B2
8470689	Desplobain et al.	Jun 2013	B2
8497512	Nakamura et al.	Jul 2013	B2
8501564	Suzawa	Aug 2013	B2
8507972	Oota et al.	Aug 2013	B2
8508994	Okhonin	Aug 2013	B2
8513725	Sakuma et al.	Aug 2013	B2
8514623	Widjaja et al.	Aug 2013	B2
8516408	Dell	Aug 2013	B2
8566762	Morimoto et al.	Aug 2013	B2
8525342	Chandrasekaran	Oct 2013	B2
8546956	Nguyen	Oct 2013	B2
8603888	Liu	Dec 2013	B2
8611388	Krasulick et al.	Dec 2013	B2
8619490	Yu	Dec 2013	B2
8630326	Krasulick et al.	Jan 2014	B2
8643162	Madurawe	Feb 2014	B2
8650516	McIlrath	Feb 2014	B2
8654584	Kim et al.	Feb 2014	B2
8679861	Bose	Mar 2014	B2
8736068	Bartley et al.	May 2014	B2
8773562	Fan	Jul 2014	B1
8775998	Morimoto	Jul 2014	B2
8824183	Samachisa et al.	Sep 2014	B2
8841777	Farooq	Sep 2014	B2
8853785	Augendre	Oct 2014	B2
8896054	Sakuma et al.	Nov 2014	B2
8928119	Leedy	Jan 2015	B2
8971114	Kang	Mar 2015	B2
9105689	Fanelli	Aug 2015	B1
9172008	Hwang	Oct 2015	B2
9227456	Chien	Jan 2016	B2
9230973	Pachamuthu et al.	Jan 2016	B2
9269608	Fanelli	Feb 2016	B2
9334582	See	May 2016	B2
9391090	Manorotkul et al.	Jul 2016	B2
9472568	Shin et al.	Oct 2016	B2
9564450	Sakuma et al.	Feb 2017	B2
9570683	Jo	Feb 2017	B1
9589982	Cheng et al.	Mar 2017	B1
9595530	Zhou	Mar 2017	B1
9627287	Engelhardt et al.	Apr 2017	B2
9673257	Takaki	Jun 2017	B1
9997530	Yon et al.	Jun 2018	B2
10199354	Modi et al.	Feb 2019	B2
20010000005	Forrest et al.	Mar 2001	A1
20010014391	Forrest et al.	Aug 2001	A1
20010028059	Emma et al.	Oct 2001	A1
20020024140	Nakajima et al.	Feb 2002	A1
20020025604	Tiwari	Feb 2002	A1
20020074668	Hofstee et al.	Jun 2002	A1
20020081823	Cheung et al.	Jun 2002	A1
20020090758	Henley et al.	Jul 2002	A1
20020096681	Yamazaki et al.	Jul 2002	A1
20020113289	Cordes et al.	Aug 2002	A1
20020132465	Leedy	Sep 2002	A1
20020140091	Callahan	Oct 2002	A1
20020141233	Hosotani et al.	Oct 2002	A1
20020153243	Forrest et al.	Oct 2002	A1
20020153569	Katayama	Oct 2002	A1
20020175401	Huang et al.	Nov 2002	A1
20020180069	Houston	Dec 2002	A1
20020190232	Chason	Dec 2002	A1
20020199110	Kean	Dec 2002	A1
20030015713	Yoo	Jan 2003	A1
20030032262	Dennison et al.	Feb 2003	A1
20030059999	Gonzalez	Mar 2003	A1
20030060034	Beyne et al.	Mar 2003	A1
20030061555	Kamei	Mar 2003	A1
20030067043	Zhang	Apr 2003	A1
20030076706	Andoh	Apr 2003	A1
20030102079	Kalvesten et al.	Jun 2003	A1
20030107117	Antonelli et al.	Jun 2003	A1
20030113963	Wurzer	Jun 2003	A1
20030119279	Enquist	Jun 2003	A1
20030139011	Cleeves et al.	Jul 2003	A1
20030153163	Letertre	Aug 2003	A1
20030157748	Kim et al.	Aug 2003	A1
20030160888	Yoshikawa	Aug 2003	A1
20030173631	Murakami	Sep 2003	A1
20030206036	Or-Bach	Nov 2003	A1
20030213967	Forrest et al.	Nov 2003	A1
20030224582	Shimoda et al.	Dec 2003	A1
20030224596	Marxsen et al.	Dec 2003	A1
20040007376	Urdahl et al.	Jan 2004	A1
20040014299	Moriceau et al.	Jan 2004	A1
20040033676	Coronel et al.	Feb 2004	A1
20040036126	Chau et al.	Feb 2004	A1
20040047539	Okubora et al.	Mar 2004	A1
20040061176	Takafuji et al.	Apr 2004	A1
20040113207	Hsu et al.	Jun 2004	A1
20040143797	Nguyen	Jul 2004	A1
20040150068	Leedy	Aug 2004	A1
20040150070	Okada	Aug 2004	A1
20040152272	Fladre et al.	Aug 2004	A1
20040155301	Zhang	Aug 2004	A1
20040156172	Lin et al.	Aug 2004	A1
20040156233	Bhattacharyya	Aug 2004	A1
20040164425	Urakawa	Aug 2004	A1
20040166649	Bressot et al.	Aug 2004	A1
20040174732	Morimoto	Sep 2004	A1
20040175902	Rayssac et al.	Sep 2004	A1
20040178819	New	Sep 2004	A1
20040195572	Kato et al.	Oct 2004	A1
20040219765	Reif et al.	Nov 2004	A1
20040229444	Couillard	Nov 2004	A1
20040259312	Schlosser et al.	Dec 2004	A1
20040262635	Lee	Dec 2004	A1
20040262772	Ramanathan et al.	Dec 2004	A1
20050003592	Jones	Jan 2005	A1
20050010725	Eilert	Jan 2005	A1
20050023656	Leedy	Feb 2005	A1
20050045919	Kaeriyama et al.	Mar 2005	A1
20050067620	Chan et al.	Mar 2005	A1
20050067625	Hata	Mar 2005	A1
20050073060	Datta et al.	Apr 2005	A1
20050082526	Bedell et al.	Apr 2005	A1
20050098822	Mathew	May 2005	A1
20050110041	Boutros et al.	May 2005	A1
20050121676	Fried et al.	Jun 2005	A1
20050121789	Madurawe	Jun 2005	A1
20050130351	Leedy	Jun 2005	A1
20050130429	Rayssac et al.	Jun 2005	A1
20050148137	Brask et al.	Jul 2005	A1
20050176174	Leedy	Aug 2005	A1
20050218521	Lee	Oct 2005	A1
20050225237	Winters	Oct 2005	A1
20050266659	Ghyselen et al.	Dec 2005	A1
20050273749	Kirk	Dec 2005	A1
20050280061	Lee	Dec 2005	A1
20050280090	Anderson et al.	Dec 2005	A1
20050280154	Lee	Dec 2005	A1
20050280155	Lee	Dec 2005	A1
20050280156	Lee	Dec 2005	A1
20050282019	Fukushima et al.	Dec 2005	A1
20060014331	Tang et al.	Jan 2006	A1
20060024923	Sarma et al.	Feb 2006	A1
20060033110	Alam et al.	Feb 2006	A1
20060033124	Or-Bach et al.	Feb 2006	A1
20060043367	Chang et al.	Feb 2006	A1
20060049449	Iino	Mar 2006	A1
20060065953	Kim et al.	Mar 2006	A1
20060067122	Verhoeven	Mar 2006	A1
20060071322	Kitamura	Apr 2006	A1
20060071332	Speers	Apr 2006	A1
20060083280	Tauzin et al.	Apr 2006	A1
20060108613	Song	May 2006	A1
20060108627	Choi	May 2006	A1
20060113522	Lee et al.	Jun 2006	A1
20060118935	Kamiyama et al.	Jun 2006	A1
20060121690	Pogge et al.	Jun 2006	A1
20060150137	Madurawe	Jul 2006	A1
20060158511	Harrold	Jul 2006	A1
20060170046	Hara	Aug 2006	A1
20060179417	Madurawe	Aug 2006	A1
20060181202	Liao et al.	Aug 2006	A1
20060189095	Ghyselen et al.	Aug 2006	A1
20060194401	Hu et al.	Aug 2006	A1
20060195729	Huppenthal et al.	Aug 2006	A1
20060207087	Jafri et al.	Sep 2006	A1
20060224814	Kim et al.	Oct 2006	A1
20060237777	Choi	Oct 2006	A1
20060249859	Eiles et al.	Nov 2006	A1
20060275962	Lee	Dec 2006	A1
20070004150	Huang	Jan 2007	A1
20070014508	Chen et al.	Jan 2007	A1
20070035329	Madurawe	Feb 2007	A1
20070063259	Derderian et al.	Mar 2007	A1
20070072391	Pocas et al.	Mar 2007	A1
20070076509	Zhang	Apr 2007	A1
20070077694	Lee	Apr 2007	A1
20070077743	Rao et al.	Apr 2007	A1
20070090416	Doyle et al.	Apr 2007	A1
20070102737	Kashiwabara et al.	May 2007	A1
20070103191	Sugawara et al.	May 2007	A1
20070108523	Ogawa et al.	May 2007	A1
20070109831	RaghuRam	May 2007	A1
20070111386	Kim et al.	May 2007	A1
20070111406	Joshi et al.	May 2007	A1
20070132049	Stipe	Jun 2007	A1
20070132369	Forrest et al.	Jun 2007	A1
20070135013	Faris	Jun 2007	A1
20070141781	Park	Jun 2007	A1
20070158659	Bensce	Jul 2007	A1
20070158831	Cha et al.	Jul 2007	A1
20070176214	Kwon et al.	Aug 2007	A1
20070187775	Okhonin et al.	Aug 2007	A1
20070190746	Ito et al.	Aug 2007	A1
20070194453	Chakraborty et al.	Aug 2007	A1
20070206408	Schwerin	Sep 2007	A1
20070210336	Madurawe	Sep 2007	A1
20070211535	Kim	Sep 2007	A1
20070215903	Sakamoto et al.	Sep 2007	A1
20070218622	Lee et al.	Sep 2007	A1
20070228383	Bernstein et al.	Oct 2007	A1
20070252201	Kito et al.	Nov 2007	A1
20070252203	Zhu et al.	Nov 2007	A1
20070262457	Lin	Nov 2007	A1
20070275520	Suzuki	Nov 2007	A1
20070281439	Bedell et al.	Dec 2007	A1
20070283298	Bernstein et al.	Dec 2007	A1
20070287224	Alam et al.	Dec 2007	A1
20070296073	Wu	Dec 2007	A1
20070297232	Iwata	Dec 2007	A1
20080001204	Lee	Jan 2008	A1
20080003818	Seidel et al.	Jan 2008	A1
20080030228	Amarilio	Feb 2008	A1
20080032463	Lee	Feb 2008	A1
20080038902	Lee	Feb 2008	A1
20080048239	Huo	Feb 2008	A1
20080048327	Lee	Feb 2008	A1
20080054359	Yang et al.	Mar 2008	A1
20080067573	Jang et al.	Mar 2008	A1
20080070340	Borrelli et al.	Mar 2008	A1
20080072182	He et al.	Mar 2008	A1
20080099780	Tran	May 2008	A1
20080099819	Kito et al.	May 2008	A1
20080108171	Rogers et al.	May 2008	A1
20080123418	Widjaja	May 2008	A1
20080124845	Yu et al.	May 2008	A1
20080128745	Mastro et al.	Jun 2008	A1
20080128780	Nishihara	Jun 2008	A1
20080135949	Lo et al.	Jun 2008	A1
20080136455	Diamant et al.	Jun 2008	A1
20080142937	Chen et al.	Jun 2008	A1
20080142959	DeMulder et al.	Jun 2008	A1
20080143379	Norman	Jun 2008	A1
20080150579	Madurawe	Jun 2008	A1
20080160431	Scott et al.	Jul 2008	A1
20080160726	Lim et al.	Jul 2008	A1
20080165521	Bernstein et al.	Jul 2008	A1
20080175032	Tanaka et al.	Jul 2008	A1
20080179678	Dyer et al.	Jul 2008	A1
20080180132	Ishikawa	Jul 2008	A1
20080185648	Jeong	Aug 2008	A1
20080191247	Yin et al.	Aug 2008	A1
20080191312	Oh et al.	Aug 2008	A1
20080194068	Temmler et al.	Aug 2008	A1
20080203452	Moon et al.	Aug 2008	A1
20080213982	Park et al.	Sep 2008	A1
20080220558	Zehavi et al.	Sep 2008	A1
20080220565	Hsu et al.	Sep 2008	A1
20080224260	Schmit et al.	Sep 2008	A1
20080237591	Leedy	Oct 2008	A1
20080239818	Mokhlesi	Oct 2008	A1
20080242028	Mokhlesi	Oct 2008	A1
20080248618	Ahn et al.	Oct 2008	A1
20080251862	Fonash et al.	Oct 2008	A1
20080254561	Yoo	Oct 2008	A2
20080254572	Leedy	Oct 2008	A1
20080254623	Chan	Oct 2008	A1
20080261378	Yao et al.	Oct 2008	A1
20080266960	Kuo	Oct 2008	A1
20080272492	Tsang	Nov 2008	A1
20080277778	Furman et al.	Nov 2008	A1
20080283873	Yang	Nov 2008	A1
20080283875	Mukasa et al.	Nov 2008	A1
20080284611	Leedy	Nov 2008	A1
20080296681	Georgakos et al.	Dec 2008	A1
20080315253	Yuan	Dec 2008	A1
20080315351	Kakehata	Dec 2008	A1
20090001469	Yoshida et al.	Jan 2009	A1
20090001504	Takei et al.	Jan 2009	A1
20090016716	Ishida	Jan 2009	A1
20090026541	Chung	Jan 2009	A1
20090026618	Kim	Jan 2009	A1
20090032899	Irie	Feb 2009	A1
20090032951	Andry et al.	Feb 2009	A1
20090039918	Madurawe	Feb 2009	A1
20090052827	Durfee et al.	Feb 2009	A1
20090055789	McIlrath	Feb 2009	A1
20090057879	Garrou et al.	Mar 2009	A1
20090061572	Hareland et al.	Mar 2009	A1
20090064058	McIlrath	Mar 2009	A1
20090065827	Hwang	Mar 2009	A1
20090066365	Solomon	Mar 2009	A1
20090066366	Solomon	Mar 2009	A1
20090070721	Solomon	Mar 2009	A1
20090070727	Solomon	Mar 2009	A1
20090078970	Yamazaki	Mar 2009	A1
20090079000	Yamazaki et al.	Mar 2009	A1
20090081848	Erokhin	Mar 2009	A1
20090087759	Matsumoto et al.	Apr 2009	A1
20090096009	Dong et al.	Apr 2009	A1
20090096024	Shingu et al.	Apr 2009	A1
20090108318	Yoon et al.	Apr 2009	A1
20090115042	Koyanagi	May 2009	A1
20090128189	Madurawe et al.	May 2009	A1
20090134397	Yokoi et al.	May 2009	A1
20090144669	Bose et al.	Jun 2009	A1
20090144678	Bose et al.	Jun 2009	A1
20090146172	Pumyea	Jun 2009	A1
20090159870	Lin et al.	Jun 2009	A1
20090160482	Karp et al.	Jun 2009	A1
20090161401	Bigler et al.	Jun 2009	A1
20090162993	Yui et al.	Jun 2009	A1
20090166627	Han	Jul 2009	A1
20090174018	Dungan	Jul 2009	A1
20090179268	Abou-Khalil et al.	Jul 2009	A1
20090185407	Park	Jul 2009	A1
20090194152	Liu et al.	Aug 2009	A1
20090194768	Leedy	Aug 2009	A1
20090194829	Chung	Aug 2009	A1
20090194836	Kim	Aug 2009	A1
20090204933	Rezgui	Aug 2009	A1
20090212317	Kolodin et al.	Aug 2009	A1
20090218627	Zhu	Sep 2009	A1
20090221110	Lee et al.	Sep 2009	A1
20090224330	Hong	Sep 2009	A1
20090224364	Oh et al.	Sep 2009	A1
20090230462	Tanaka et al.	Sep 2009	A1
20090234331	Langereis et al.	Sep 2009	A1
20090236749	Otemba et al.	Sep 2009	A1
20090242893	Tomiyasu	Oct 2009	A1
20090242935	Fitzgerald	Oct 2009	A1
20090250686	Sato et al.	Oct 2009	A1
20090262572	Krusin-Elbaum	Oct 2009	A1
20090262583	Lue	Oct 2009	A1
20090263942	Ohnuma et al.	Oct 2009	A1
20090267233	Lee	Oct 2009	A1
20090268983	Stone et al.	Oct 2009	A1
20090272989	Shum et al.	Nov 2009	A1
20090290434	Kurjanowicz	Nov 2009	A1
20090294822	Batude et al.	Dec 2009	A1
20090294836	Kiyotoshi	Dec 2009	A1
20090294861	Thomas et al.	Dec 2009	A1
20090294990	Ishino et al.	Dec 2009	A1
20090302294	Kim	Dec 2009	A1
20090302387	Joshi et al.	Dec 2009	A1
20090302394	Fujita	Dec 2009	A1
20090309152	Knoefler et al.	Dec 2009	A1
20090315095	Kim	Dec 2009	A1
20090317950	Okihara	Dec 2009	A1
20090321830	Maly	Dec 2009	A1
20090321853	Cheng	Dec 2009	A1
20090321948	Wang et al.	Dec 2009	A1
20090325343	Lee	Dec 2009	A1
20100001282	Mieno	Jan 2010	A1
20100013049	Tanaka	Jan 2010	A1
20100025766	Nuttinck et al.	Feb 2010	A1
20100025825	DeGraw et al.	Feb 2010	A1
20100031217	Sinha et al.	Feb 2010	A1
20100032635	Schwerin	Feb 2010	A1
20100038699	Katsumata et al.	Feb 2010	A1
20100038743	Lee	Feb 2010	A1
20100045849	Yamasaki	Feb 2010	A1
20100052134	Werner et al.	Mar 2010	A1
20100058580	Yazdani	Mar 2010	A1
20100059796	Scheuerlein	Mar 2010	A1
20100059864	Mahler et al.	Mar 2010	A1
20100078770	Purushothaman et al.	Apr 2010	A1
20100081232	Furman et al.	Apr 2010	A1
20100089627	Huang et al.	Apr 2010	A1
20100090188	Fatasuyama	Apr 2010	A1
20100112753	Lee	May 2010	A1
20100112810	Lee et al.	May 2010	A1
20100117048	Lung et al.	May 2010	A1
20100123202	Hofmann	May 2010	A1
20100123480	Kitada et al.	May 2010	A1
20100133695	Lee	Jun 2010	A1
20100133704	Marimuthu et al.	Jun 2010	A1
20100137143	Berg et al.	Jun 2010	A1
20100139836	Horikoshi	Jun 2010	A1
20100140790	Setiadi et al.	Jun 2010	A1
20100155932	Gambino	Jun 2010	A1
20100157117	Wang	Jun 2010	A1
20100159650	Song	Jun 2010	A1
20100181600	Law	Jul 2010	A1
20100190334	Lee	Jul 2010	A1
20100193884	Park et al.	Aug 2010	A1
20100193964	Farooq et al.	Aug 2010	A1
20100219392	Awaya	Sep 2010	A1
20100221867	Bedell et al.	Sep 2010	A1
20100224876	Zhu	Sep 2010	A1
20100224915	Kawashima et al.	Sep 2010	A1
20100225002	Law et al.	Sep 2010	A1
20100232200	Shepard	Sep 2010	A1
20100252934	Law	Oct 2010	A1
20100264551	Farooq	Oct 2010	A1
20100276662	Colinge	Nov 2010	A1
20100289144	Farooq	Nov 2010	A1
20100297844	Yelehanka	Nov 2010	A1
20100307572	Bedell et al.	Dec 2010	A1
20100308211	Cho et al.	Dec 2010	A1
20100308863	Gliese et al.	Dec 2010	A1
20100320514	Tredwell	Dec 2010	A1
20100320526	Kidoh et al.	Dec 2010	A1
20100330728	McCarten	Dec 2010	A1
20100330752	Jeong	Dec 2010	A1
20110001172	Lee	Jan 2011	A1
20110003438	Lee	Jan 2011	A1
20110024724	Frolov et al.	Feb 2011	A1
20110026263	Xu	Feb 2011	A1
20110027967	Beyne	Feb 2011	A1
20110037052	Schmidt et al.	Feb 2011	A1
20110042696	Smith et al.	Feb 2011	A1
20110049336	Matsunuma	Mar 2011	A1
20110050125	Medendorp et al.	Mar 2011	A1
20110053332	Lee	Mar 2011	A1
20110101537	Barth et al.	May 2011	A1
20110102014	Madurawe	May 2011	A1
20110111560	Purushothaman	May 2011	A1
20110115023	Cheng	May 2011	A1
20110128777	Yamazaki	Jun 2011	A1
20110134683	Yamazaki	Jun 2011	A1
20110143506	Lee	Jun 2011	A1
20110147791	Norman et al.	Jun 2011	A1
20110147849	Augendre et al.	Jun 2011	A1
20110159635	Doan et al.	Jun 2011	A1
20110170331	Oh	Jul 2011	A1
20110204917	O'Neill	Aug 2011	A1
20110221022	Toda	Sep 2011	A1
20110222356	Banna	Sep 2011	A1
20110227158	Zhu	Sep 2011	A1
20110241082	Bernstein et al.	Oct 2011	A1
20110284946	Kiyotoshi	Nov 2011	A1
20110284992	Zhu	Nov 2011	A1
20110286283	Lung et al.	Nov 2011	A1
20110304765	Yogo et al.	Dec 2011	A1
20110309432	Ishihara et al.	Dec 2011	A1
20110314437	McIlrath	Dec 2011	A1
20120001184	Ha et al.	Jan 2012	A1
20120003815	Lee	Jan 2012	A1
20120013013	Sadaka et al.	Jan 2012	A1
20120025388	Law et al.	Feb 2012	A1
20120032250	Son et al.	Feb 2012	A1
20120034759	Sakaguchi et al.	Feb 2012	A1
20120063090	Hsiao et al.	Mar 2012	A1
20120074466	Setiadi et al.	Mar 2012	A1
20120086100	Andry	Apr 2012	A1
20120126197	Chung	May 2012	A1
20120146193	Stuber et al.	Jun 2012	A1
20120161310	Brindle et al.	Jun 2012	A1
20120169319	Dennard	Jul 2012	A1
20120178211	Hebert	Jul 2012	A1
20120181654	Lue	Jul 2012	A1
20120182801	Lue	Jul 2012	A1
20120187444	Oh	Jul 2012	A1
20120193785	Lin	Aug 2012	A1
20120241919	Mitani	Sep 2012	A1
20120286822	Madurawe	Nov 2012	A1
20120304142	Morimoto	Nov 2012	A1
20120317528	McIlrath	Dec 2012	A1
20120319728	Madurawe	Dec 2012	A1
20130026663	Radu et al.	Jan 2013	A1
20130037802	England	Feb 2013	A1
20130049796	Pang	Feb 2013	A1
20130070506	Kajigaya	Mar 2013	A1
20130082235	Gu et al.	Apr 2013	A1
20130097574	Balabanov et al.	Apr 2013	A1
20130100743	Lue	Apr 2013	A1
20130128666	Avila	May 2013	A1
20130187720	Ishii	Jul 2013	A1
20130193550	Sklenard et al.	Aug 2013	A1
20130196500	Batude et al.	Aug 2013	A1
20130203248	Ernst et al.	Aug 2013	A1
20130207243	Fuergut	Aug 2013	A1
20130263393	Mazumder	Oct 2013	A1
20130337601	Kapur	Dec 2013	A1
20140015136	Gan et al.	Jan 2014	A1
20140030871	Arriagada et al.	Jan 2014	A1
20140035616	Oda et al.	Feb 2014	A1
20140048867	Toh	Feb 2014	A1
20140099761	Kim et al.	Apr 2014	A1
20140103959	Andreev	Apr 2014	A1
20140117413	Madurawe	May 2014	A1
20140120695	Ohtsuki	May 2014	A1
20140131885	Samadi et al.	May 2014	A1
20140137061	McIlrath	May 2014	A1
20140145347	Samadi et al.	May 2014	A1
20140146630	Xie et al.	May 2014	A1
20140149958	Samadi et al.	May 2014	A1
20140151774	Rhie	Jun 2014	A1
20140191357	Lee	Jul 2014	A1
20140225218	Du	Aug 2014	A1
20140225235	Du	Aug 2014	A1
20140252306	Du	Sep 2014	A1
20140253196	Du et al.	Sep 2014	A1
20140264228	Toh	Sep 2014	A1
20140357054	Son et al.	Dec 2014	A1
20150021785	Lin	Jan 2015	A1
20150034898	Wang	Feb 2015	A1
20150243887	Saitoh	Aug 2015	A1
20150255418	Gowda	Sep 2015	A1
20150279829	Kuo	Oct 2015	A1
20150340369	Lue	Nov 2015	A1
20160049201	Lue	Feb 2016	A1
20160104780	Mauder	Apr 2016	A1
20160133603	Ahn	May 2016	A1
20160141299	Hong	May 2016	A1
20160141334	Takaki	May 2016	A1
20160307952	Huang	Oct 2016	A1
20160343687	Vadhavkar	Nov 2016	A1
20170069601	Park	Mar 2017	A1
20170092371	Harari	Mar 2017	A1
20170098596	Lin	Apr 2017	A1
20170148517	Harari	May 2017	A1
20170179146	Park	Jun 2017	A1
20170221900	Widjaja	Aug 2017	A1
20170278858	Walker	Sep 2017	A1
20180090219	Harari	Mar 2018	A1
20180090368	Kim	Mar 2018	A1
20180108416	Harari	Apr 2018	A1
20180294284	Tarakji	Oct 2018	A1
20190006009	Harari	Jan 2019	A1
20190043836	Fastow et al.	Feb 2019	A1
20190067327	Herner	Feb 2019	A1
20190157296	Harari et al.	May 2019	A1
20190237461	Or-Bach	Aug 2019	A1
20200020408	Norman	Jan 2020	A1
20200020718	Harari et al.	Jan 2020	A1
20200051990	Harari et al.	Feb 2020	A1
20200105773	Morris et al.	Apr 2020	A1
20200227123	Salahuddin et al.	Jul 2020	A1
20200243486	Quader et al.	Jul 2020	A1
20210125981	Or-Bach	Apr 2021	A1

Foreign Referenced Citations (2)

Number	Date	Country
1267594	Dec 2002	EP
PCTUS2008063483	May 2008	WO

Non-Patent Literature Citations (277)

Entry
Topol, A.W., et al., “Enabling SOI-Based Assembly Technology for Three-Dimensional (3D) Integrated Circuits (ICs),” IEDM Tech. Digest, Dec. 5, 2005, pp. 363-366.
Demeester, P. et al., “Epitaxial lift-off and its applications,” Semicond. Sci. Technol., 1993, pp. 1124-1135, vol. 8.
Yoon, J., et al., “GaAs Photovoltaics and optoelectronics using releasable multilayer epitaxial assemblies”, Nature, vol. 465, May 20, 2010, pp. 329-334.
Bakir and Meindl, “Integrated Interconnect Technologies for 3D Nanoelectronic Systems”, Artech House, 2009, Chapter 13, pp. 389-419.
Tanaka, H., et al., “Bit Cost Scalable Technology with Punch and Plug Process for Ultra High Density Flash Memory,” VLSI Technology, 2007 IEEE Symposium on , vol. no., pp. 14-15, Jun. 12-14, 2007.
Lue, H.-T., et al., “A Highly Scalable 8-Layer 3D Vertical-Gate (VG) TFT NAND Flash Using Junction-Free Buried Channel BE-SONOS Device,” Symposium on VLSI Technology, 2010, pp. 131-132.
Kim, W., et al., “Multi-layered Vertical Gate NAND Flash overcoming stacking limit for terabit density storage”, Symposium on VLSI Technology Digest of Technical Papers, 2009, pp. 188-189.
Dicioccio, L., et al., “Direct bonding for wafer level 3D integration”, ICICDT 2010, pp. 110-113.
Kim, W., et al., “Multi-Layered Vertical Gate NAND Flash Overcoming Stacking Limit for Terabit Density Storage,” Symposium on VLSI Technology, 2009, pp. 188-189.
Walker, A. J., “Sub-50nm Dual-Gate Thin-Film Transistors for Monolithic 3-D Flash”, IEEE Trans. Elect. Dev., vol. 56, No. 11, pp. 2703-2710, Nov. 2009.
Hubert, A., et al., “A Stacked SONOS Technology, Up to 4 Levels and 6nm Crystalline Nanowires, with Gate-All-Around or Independent Gates (ΦFlash), Suitable for Full 3D Integration”, International Electron Devices Meeting, 2009, pp. 637-640.
Celler, G.K. et al., “Frontiers of silicon-on-insulator,” J. App. Phys., May 1, 2003, pp. 4955-4978, vol. 93, No. 9.
Rajendran, B., et al., “Electrical Integrity of MOS Devices in Laser Annealed 3D IC Structures”, proceedings VLSI Multi Level Interconnect Conference 2004, pp. 73-74.
Rajendran, B., “Sequential 3D IC Fabrication: Challenges and Prospects”, Proceedings of VLSI Multi Level Interconnect Conference 2006, pp. 57-64.
Jung, S.-M., et al., “The revolutionary and truly 3-dimensional 25F2 SRAM technology with the smallest S3 (stacked single-crystal Si) cell, 0.16um2, and SSTFT (stacked single-crystal thin film transistor) for ultra high density SRAM,” VLSI Technology, 2004. Digest of Technical Papers, pp. 228-229, Jun. 15-17, 2004.
Hui, K. N., et al., “Design of vertically-stacked polychromatic light-emitting diodes,” Optics Express, Jun. 8, 2009, pp. 9873-9878, vol. 17, No. 12.
Chuai, D. X., et al., “A Trichromatic Phosphor-Free White Light-Emitting Diode by Using Adhesive Bonding Scheme,” Proc. SPIE, 2009, vol. 7635.
Suntharalingam, V. et al., “Megapixel CMOS Image Sensor Fabricated in Three-Dimensional Integrated Circuit Technology,” Solid-State Circuits Conference, Digest of Technical Papers, ISSCC, Aug. 29, 2005, pp. 356-357, vol. 1.
Coudrain, P. et al., “Setting up 3D Sequential Integration for Back-Illuminated CMOS Image Sensors with Highly Miniaturized Pixels with Low Temperature Fully-Depleted SOI Transistors,” IEDM, 2008, pp. 1-4.
Flamand, G. et al., “Towards Highly Efficient 4-Terminal Mechanical Photovoltaic Stacks,” III-Vs Review, Sep.-Oct. 2006, pp. 24-27, vol. 19, Issue 7.
Zahler, J.M. et al., “Wafer Bonding and Layer Transfer Processes for High Efficiency Solar Cells,” Photovoltaic Specialists Conference, Conference Record of the Twenty-Ninth IEEE, May 19-24, 2002, pp. 1039-1042.
Sekar, D. C., et al., “A 3D-IC Technology with Integrated Microchannel Cooling”, Proc. Intl. Interconnect Technology Conference, 2008, pp. 13-15.
Brunschweiler, T., et al., “Forced Convective Interlayer Cooling in Vertically Integrated Packages,” Proc. Intersoc. Conference on Thermal Management (ITHERM), 2008, pp. 1114-1125.
Yu, H., et al., “Allocating Power Ground Vias in 3D ICs for Simultaneous Power and Thermal Integrity” ACM Transactions on Design Automation of Electronic Systems (TODAES), vol. 14, No. 3, Article 41, May 2009, pp. 41.1-41.31.
Motoyoshi, M., “3D-IC Integration,” 3rd Stanford and Tohoku University Joint Open Workshop, Dec. 4, 2009, pp. 1-52.
Wong, S., et al., “Monolithic 3D Integrated Circuits,” VLSI Technology, Systems and Applications, 2007, International Symposium on VLSI-TSA 2007, pp. 1-4.
Batude, P., et al., “Advances in 3D CMOS Sequential Integration,” 2009 IEEE International Electron Devices Meeting (Baltimore, Maryland), Dec. 7-9, 2009, pp. 345-348.
Tan, C.S., et al., “Wafer Level 3-D ICs Process Technology,” ISBN-10: 0387765328, Springer, 1st Ed., Sep. 19, 2008, pp. v-xii, 34, 58, and 59.
Yoon, S.W. et al., “Fabrication and Packaging of Microbump Interconnections for 3D TSV,” IEEE International Conference on 3D System Integration (3DIC), Sep. 28-30, 2009, pp. 1-5.
Franzon, P.D. et al., “Design and CAD for 3D Integrated Circuits,” 45th ACM/IEEE Design, Automation Conference (DAC), Jun. 8-13, 2008, pp. 668-673.
Lajevardi, P., “Design of a 3-Dimension FPGA,” Thesis paper, University of British Columbia, Submitted to Dept. of Electrical Engineering and Computer Science, Massachusetts Institute of Technology, Jul. 2005, pp. 1-71.
Dong, C. et al., “Reconfigurable Circuit Design with Nanomaterials,” Design, Automation & Test in Europe Conference & Exhibition, Apr. 20-24, 2009, pp. 442-447.
Razavi, S.A., et al., “A Tileable Switch Module Architecture for Homogeneous 3D FPGAs,” IEEE International Conference on 3D System Integration (3DIC), Sep. 28-30, 2009, 4 pages.
Bakir M., et al., “3D Device-Stacking Technology for Memory,” Chptr. 13.4, pp. 407-410, in “Integrated Interconnect Technologies for 3D Nano Electronic Systems”, 2009, Artech House.
Weis, M. et al., “Stacked 3-Dimensional 6T SRAM Cell with Independent Double Gate Transistors,” IC Design and Technology, May 18-20, 2009.
Doucette, P., “Integrating Photonics: Hitachi, Oki Put LEDs on Silicon,” Solid State Technology, Jan. 2007, p. 22, vol. 50, No. 1.
Luo, Z.S et al., “Enhancement of (In, Ga)N Light-emitting Diode Performance by Laser Liftoff and Transfer from Sapphire to Silicon,” Photonics Technology Letters, Oct. 2002, pp. 1400-1402, vol. 14, No. 10.
Zahler, J.M. et al., “Wafer Bonding and Layer Transfer Processes for High Efficiency Solar Cells,” NCPV and Solar Program Review Meeting, 2003, pp. 723-726.
Kada, M., “Updated results of R&D on functionally innovative 3D-integrated circuit (dream chip) technology in FY2009”, (2010) International Microsystems Packaging Assembly and Circuits Technology Conference, IMPACT 2010 and International 3D IC Conference, Proceedings.
Kada, M., “Development of functionally innovative 3D-integrated circuit (dream chip) technology / high-density 3D-integration technology for multifunctional devices”, (2009) IEEE International Conference on 3D System Integration, 3DIC 2009.
Marchal, P., et al., “3-D technology assessment: Path-finding the technology/design sweet-spot”, (2009) Proceedings of the IEEE, 97 (1), pp. 96-107.
Xie, Y., et al., “Design space exploration for 3D architectures”, (2006) ACM Journal on Emerging Technologies in Computing Systems, 2 (2), Apr. 2006, pp. 65-103.
Souri, S., et al., “Multiple Si layers ICs: motivation, performance analysis, and design Implications”, (2000) Proceedings—Design Automation Conference, pp. 213-220.
Vinet, M., et.al., “3D monolithic integration: Technological challenges and electrical results”, Microelectronic Engineering Apr. 2011 vol. 88, Issue 4, pp. 331-335.
Bobba, S. et al., “CELONCEL: Effective Design Technique for 3-D Monolithic Integration targeting High Performance Integrated Circuits”, Asia pacific DAC 2011, paper 4A-4.
Choudhury, D., “3D Integration Technologies for Emerging Microsystems”, IEEE Proceedings of the IMS 2010, pp. 1-4.
Lee, Y.-J., et al., “3D 65nm CMOS with 320° C. Microwave Dopant Activation”, IEDM 2010, pp. 1-4.
Crnogorac, F., et al., “Semiconductor crystal islands for three-dimensional integration”, J. Vac. Sci. Technol. B 28(6), Nov./Dec. 2010, pp. C6P53-C6P58.
Park, J.-H., et al., “N-Channel Germanium MOSFET Fabricated Below 360° C. by Cobalt-Induced Dopant Activation for Monolithic Three-Dimensional-ICs”, IEEE Electron Device Letters, vol. 32, No. 3, Mar. 2011, pp. 234-236.
Jung, S.-M., et al., “Highly Area Efficient and Cost Effective Double Stacked S3( Stacked Single-crystal Si) Peripheral CMOS SSTFT and SRAM Cell Technology for 512M bit density SRAM”, IEDM 2003, pp. 265-268.
Joyner, J.W., “Opportunities and Limitations of Three-dimensional Integration for Interconnect Design”, PhD Thesis, Georgia Institute of Technology, Jul. 2003.
Choi, S.-J., “A Novel TFT with a Laterally Engineered Bandgap for of 3D Logic and Flash Memory”, 2010 Symposium of VLSI Technology Digest, pp. 111-112.
Radu, I., et al., “Recent Developments of Cu—Cu non-thermo compression bonding for wafer-to-wafer 3D stacking”, IEEE 3D Systems Integration Conference (3DIC), Nov. 16-18, 2010.
Gaudin, G., et al., “Low temperature direct wafer to wafer bonding for 3D integration”, 3D Systems Integration Conference (3DIC), IEEE, 2010, Munich, Nov. 16-18, 2010, pp. 1-4.
Jung, S.-M., et al., ““Three Dimensionally Stacked NAND Flash Memory Technology Using Stacking Single Crystal Si Layers on ILD and TANOS Structure for Beyond 30nm Node””, IEDM 2006, Dec. 11-13, 2006.
Souri, S. J., “Interconnect Performance in 3-Dimensional Integrated Circuits”, PhD Thesis, Stanford, Jul. 2003.
Uemoto, Y., et al., “A High-Performance Stacked-CMOS SRAM Cell by Solid Phase Growth Technique”, Symposium on VLSI Technology, 2010, pp. 21-22.
Jung, S.-M., et al., “Highly Cost Effective and High Performance 65nm S3( Stacked Single-crystal Si) SRAM Technology with 25F2, 0.16um2 cell and doubly Stacked SSTFT Cell Transistors for Ultra High Density and High Speed Applications”, 2005 Symposium on VLSI Technology Digest of Technical papers, pp. 220-221.
Steen, S.E., et al., “Overlay as the key to drive wafer scale 3D integration”, Microelectronic Engineering 84 (2007) 1412-1415.
Maeda, N., et al., “Development of Sub 10-μm Ultra-Thinning Technology using Device Wafers for 3D Manufacturing of Terabit Memory”, 2010 Symposium on VLSI Technology Digest of Technical Papers, pp. 105-106.
Chan, M., et al., “3-Dimensional Integration for Interconnect Reduction in for Nano-CMOS Technologies”, IEEE Tencon, Nov. 23, 2006, Hong Kong.
Dong, X., et al., “Chapter 10: System-Level 3D IC Cost Analysis and Design Exploration”, in Xie, Y., et al., “Three-Dimensional Integrated Circuit Design”, book in series “Integrated Circuits and Systems” ed. A. Andrakasan, Springer 2010.
Naito, T., et al., “World's first monolithic 3D-FPGA with TFT SRAM over 90nm 9 layer Cu CMOS”, 2010 Symposium on VLSI Technology Digest of Technical Papers, pp. 219-220.
Bernard, E., et al., “Novel integration process and performances analysis of Low STandby Power (LSTP) 3D Multi-Channel CMOSFET (MCFET) on SOI with Metal / High-K Gate stack”, 2008 Symposium on VLSI Technology Digest of Technical Papers, pp. 16-17.
Cong, J., et al., “Quantitative Studies of Impact of 3D IC Design on Repeater Usage”, Proceedings of International VLSI/ULSI Multilevel Interconnection Conference, pp. 344-348, 2008.
Gutmann, R.J., et al., “Wafer-Level Three-Dimensional Monolithic Integration for Intelligent Wireless Terminals”, Journal of Semiconductor Technology and Science, vol. 4, No. 3, Sep. 2004, pp. 196-203.
Crnogorac, F., et al., “Nano-graphoepitaxy of semiconductors for 3D integration”, Microelectronic Engineering 84 (2007) 891-894.
Koyanagi, M, “Different Approaches to 3D Chips”, 3D IC Review, Stanford University, May 2005.
Koyanagi, M, “Three-Dimensional Integration Technology and Integrated Systems”, ASPDAC 2009 presentation.
Koyanagi, M., et al., “Three-Dimensional Integration Technology and Integrated Systems”, ASPDAC 2009, paper 4D-1, pp. 409-415.
Hayashi, Y., et al., “A New Three Dimensional IC Fabrication Technology Stacking Thin Film Dual-CMOS Layers”, IEDM 1991, paper 25.6.1, pp. 657-660.
Clavelier, L., et al., “Engineered Substrates for Future More Moore and More Than Moore Integrated Devices”, IEDM 2010, paper 2.6.1, pp. 42-45.
Kim, K., “From The Future Si Technology Perspective: Challenges and Opportunities”, IEDM 2010, pp. 1.1.1-1.1.9.
Ababei, C., et al., “Exploring Potential Benefits of 3D FPGA Integration”, in book by Becker, J et al. Eds., “Field Programmable Logic 2004”, LNCS 3203, pp. 874-880, 2004, Springer-Verlag Berlin Heidelberg.
Ramaswami, S., “3D TSV IC Processing”, 3DIC Technology Forum Semicon Taiwan 2010, Sep. 9, 2010.
Davis, W.R., et al., “Demystifying 3D Ics: Pros and Cons of Going Vertical”, IEEE Design and Test of Computers, Nov.-Dec. 2005, pp. 498-510.
Lin, M., et al., “Performance Benefits of Monolithically Stacked 3DFPGA”, FPGA06, Feb. 22-24, 2006, Monterey, California, pp. 113-122.
Dong, C., et al., “Performance and Power Evaluation of a 3D CMOS/Nanomaterial Reconfigurable Architecture”, ICCAD 2007, pp. 758-764.
Gojman, B., et al., “3D Nanowire-Based Programmable Logic”, International Conference on Nano-Networks (Nanonets 2006), Sep. 14-16, 2006.
Dong, C., et al., “3-D nFPGA: A Reconfigurable Architecture for 3-D CMOS/Nanomaterial Hybrid Digital Circuits”, IEEE Transactions on Circuits and Systems, vol. 54, No. 11, Nov. 2007, pp. 2489-2501.
Golshani, N., et al., “Monolithic 3D Integration of SRAM and Image Sensor Using Two Layers of Single Grain Silicon”, 2010 IEEE International 3D Systems Integration Conference (3DIC), Nov. 16-18, 2010, pp. 1-4.
Rajendran, B., et al., “Thermal Simulation of laser Annealing for 3D Integration”, Proceedings VMIC 2003.
Woo, H.-J., et al., “Hydrogen Ion Implantation Mechanism in GaAs-on-insulator Wafer Formation by Ion-cut Process”, Journal of Semiconductor Technology and Science, vol. 6, No. 2, Jun. 2006, pp. 95-100.
Sadaka, M., et al., “Building Blocks for wafer level 3D integration”,www.electroiq.com, Aug. 18, 2010, last accessed Aug. 18, 2010.
Madan, N., et al., “Leveraging 3D Technology for Improved Reliability,” Proceedings of the 40th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO 2007), IEEE Computer Society.
Hayashi, Y., et al., “Fabrication of Three Dimensional IC Using “Cumulatively Bonded IC” (CUBIC) Technology”, 1990 Symposium on VLSI Technology, pp. 95-96.
Akasaka, Y., “Three Dimensional IC Trends,” Proceedings of the IEEE, vol. 24, No. 12, Dec. 1986.
Guarini, K. W., et al., “Electrical Integrity of State-of-the-Art 0.13um SOI Device and Circuits Transferred for Three-Dimensional (3D) Integrated Circuit (IC) Fabrication,” IEDM 2002, paper 16.6, pp. 943-945.
Kunio, T., et al., “Three Dimensional Ics, Having Four Stacked Active Device Layers,” IEDM 1989, paper 34.6, pp. 837-840.
Gaillardon, P-E., et al., “Can We Go Towards True 3-D Architectures?,” DAC 2011, paper 58, pp. 282-283.
Yun, J-G., et al., “Single-Crystalline Si Stacked Array (STAR) NAND Flash Memory,” IEEE Transactions on Electron Devices, vol. 58, No. 4, Apr. 2011, pp. 1006-1014.
Kim, Y., et al., “Three-Dimensional NAND Flash Architecture Design Based on Single-Crystalline Stacked Array,” IEEE Transactions on Electron Devices, vol. 59, No. 1, Jan. 2012, pp. 35-45.
Goplen, B., et al., “Thermal Via Placement in 3DICs,” Proceedings of the International Symposium on Physical Design, Apr. 3-6, 2005, San Francisco.
Bobba, S., et al., “Performance Analysis of 3-D Monolithic Integrated Circuits,” 2010 IEEE International 3D Systems Integration Conference (3DIC), Nov. 2010, Munich, pp. 1-4.
Batude, P., et al., “Demonstration of low temperature 3D sequential FDSOI integration down to 50nm gate length,” 2011 Symposium on VLSI Technology Digest of Technical Papers, pp. 158-159.
Batude, P., et al., “Advances, Challenges and Opportunties in 3D CMOS Sequential Integration,” 2011 IEEE International Electron Devices Meeting, paper 7.3, Dec. 2011, pp. 151-154.
Yun, C. H., et al., “Transfer of patterned ion-cut silicon layers”, Applied Physics Letters, vol. 73, No. 19, Nov. 1998, pp. 2772-2774.
Ishihara, R., et al., “Monolithic 3D-ICs with single grain Si thin film transistors,” Solid-State Electronics 71 (2012) pp. 80-87.
Lee, S. Y., et al., “Architecture of 3D Memory Cell Array on 3D IC,” IEEE International Memory Workshop, May 20, 2012, Monterey, CA.
Lee, S. Y., et al., “3D IC Architecture for High Density Memories,” IEEE International Memory Workshop, p. 1-6, May 2010.
Rajendran, B., et al., “CMOS transistor processing compatible with monolithic 3-D Integration,” Proceedings VMIC 2005.
Huet, K., “Ultra Low Thermal Budget Laser Thermal Annealing for 3D Semiconductor and Photovoltaic Applications,” NCCAVS 2012 Junction Technology Group, Semicon West, San Francisco, Jul. 12, 2012.
Derakhshandeh, J., et al., “A Study of the CMP Effect on the Quality of Thin Silicon Films Crystallized by Using the u-Czochralski Process,” Journal of the Korean Physical Society, vol. 54, No. 1, 2009, pp. 432-436.
Kim, J., et al., “A Stacked Memory Device on Logic 3D Technology for Ultra-high-density Data Storage,” Nanotechnology, vol. 22, 254006 (2011).
Lee, K. W., et al., “Three-dimensional shared memory fabricated using wafer stacking technology,” IEDM Tech. Dig., 2000, pp. 165-168.
Chen, H. Y., et al., “HfOx Based Vertical Resistive Random Access Memory for Cost Effective 3D Cross-Point Architecture without Cell Selector,” Proceedings IEDM 2012, pp. 497-499.
Huet, K., et al., “Ultra Low Thermal Budget Anneals for 3D Memories: Access Device Formation,” Ion Implantation Technology 2012, AIR Conf Proceedings 1496, 135-138 (2012).
Batude, P., et al., “3D Monolithic Integration,” ISCAS 2011 pp. 2233-2236.
Batude, P., et al., “3D Sequential Integration: A Key Enabling Technology for Heterogeneous C-Integration of New Function With CMOS,” IEEE Journal on Emerging and Selected Topics in Circuits and Systems (JETCAS), vol. 2, No. 4, Dec. 2012, pp. 714-722.
Vinet, M., et al., “Germanium on Insulator and new 3D architectures opportunities for integration”, International Journal of Nanotechnology, vol. 7, No. 4, (Aug. 2010) pp. 304-319.
Bernstein, K., et al., “Interconnects in the Third Dimension: Design Challenges for 3DICs,” Design Automation Conference, 2007, DAC'07, 44th ACM/IEEE, vol. No., pp. 562-567, Jun. 4-8, 2007.
Kuroda, T., “ThruChip Interface for Heterogeneous Chip Stacking,” ElectroChemicalSociety Transactions, 50 (14) 63-68 (2012).
Miura, N., et al., “A Scalable 3D Heterogeneous Multi-Core Processor with Inductive-Coupling ThruChip Interface,” IEEE Micro Cool Chips XVI, Yokohama, Apr. 17-19, 2013, pp. 1-3(2013).
Kuroda, T., “Wireless Proximity Communications for 3D System Integration,” Future Directions in IC and Package Design Workshop, Oct. 29, 2007.
Qiang, J-Q, “3-D Hyperintegration and Packaging Technologies for Micro-Nano Systems,” Proceedings of the IEEE, 97.1 (2009) pp. 18-30.
Lee, B.H., et al., “A Novel Pattern Transfer Process for Bonded SOI Giga-bit DRAMs,” Proceedings 1996 IEEE International SOI Conference, Oct. 1996, pp. 114-115.
Wu, B., et al., “Extreme ultraviolet lithography and three dimensional circuits,” Applied Phyisics Reviews, 1, 011104 (2014).
Delhougne, R., et al., “First Demonstration of Monocrystalline Silicon Macaroni Channel for 3-D NAND Memory Devices” IEEE VLSI Tech Digest, 2018, pp. 203-204.
Kim, J., et al.; “A stacked memory device on logic 3D technology for ultra-high-density data storage”; Nanotechnology 22 (2011) 254006 (7pp).
Hsieh, P-Y, et al., “Monolithic 3D BEOL FinFET switch arrays using location-controlled-grain technique in voltage regulator with better FOM than 2D regulators”, IEDM paper 3.1, pp. IEDM19-46 to IEDM19-49.
Then, Han Wui, et al., “3D heterogeneous integration of high performance high-K metal gate GaN NMOS and Si PMOS transistors on 300mm high resistivity Si substrate for energy-efficient and compact power delivery, RF (5G and beyond) and SoC applications”, IEDM 2019, paper 17.3, pp. IEDM19-402 to IEDM19-405.
Rachmady, W., et al.,“300mm Heterogeneous 3D Integration of Record Performance Layer Transfer Germanium PMOS with Silicon NMOS for Low Power High Performance Logic Applications”, IEDM 2019, paper 29.7, pp. IEDM19-697 to IEDM19-700.
Colinge, J. P., et al., “Nanowire transistors without Junctions”, Nature Nanotechnology, Feb. 21, 2010, pp. 1-5.
Kim, J.Y., et al., “The breakthrough in data retention time of DRAM using Recess-Channel-Array Transistor (RCAT) for 88 nm feature size and beyond,” 2003 Symposium on VLSI Technology Digest of Technical Papers, pp. 11-12, Jun. 10-12, 2003.
Kim, J.Y., et al., “The excellent scalability of the RCAT (recess-channel-array-transistor) technology for sub-70nm DRAM feature size and beyond,” 2005 IEEE VLSI-TSA International Symposium, pp. 33-34, Apr. 25-27, 2005.
Abramovici, Breuer and Friedman, Digital Systems Testing and Testable Design, Computer Science Press, 1990, pp. 432-447.
Yonehara, T., et al., “ELTRAN: SOI-Epi Wafer by Epitaxial Layer transfer from porous Silicon”, the 198th Electrochemical Society Meeting, abstract No. 438 (2000).
Yonehara, T et al., “Eltran®, Novel SOI Wafer Technology,” JSAP International, Jul. 2001, pp. 10-16, No. 4.
Suk, S. D., et al., “High performance 5 nm radius twin silicon nanowire MOSFET(TSNWFET): Fabrication on bulk Si wafer, characteristics, and reliability,” in Proc. IEDM Tech. Dig., 2005, pp. 717-720.
Bangsaruntip, S., et al., “High performance and highly uniform gate-all-around silicon nanowire MOSFETs with wire size dependent scaling,” Electron Devices Meeting (IEDM), 2009 IEEE International, pp. 297-300, Dec. 7-9, 2009.
Burr, G. W., et al., “Overview of candidate device technologies for storage-class memory,” IBM Journal of Research and Development, vol. 52, No. 4.5, pp. 449-464, Jul. 2008.
Bez, R., et al., “Introduction to Flash memory,” Proceedings IEEE, 91(4), 489-502 (2003).
Auth, C., et al., “45nm High-k + Metal Gate Strain-Enchanced Transistors,” Symposium on VLSI Technology Digest of Technical Papers, 2008, pp. 128-129.
Jan, C. H., et al., “A 32nm SoC Platform Technology with 2nd Generation High-k/Metal Gate Transistors Optimized for Ultra Low Power, High Performance, and High Density Product Applications,” IEEE International Electronic Devices Meeting (IEDM), Dec. 7-9, 2009, pp. 1-4.
Mistry, K., “A 45nm Logic Technology With High-K+Metal Gate Transistors, Strained Silicon, 9 Cu Interconnect Layers, 193nm Dry Patterning, and 100% Pb-Free Packaging,” Electron Devices Meeting, 2007, IEDM 2007, IEEE International, Dec. 10-12, 2007, p. 247.
Ragnarsson, L., et al., “Ultralow-EOT (5 Å) Gate-First and Gate-Last High Performance CMOS Achieved by Gate-Electrode Optimization,” IEDM Tech. Dig., pp. 663-666, 2009.
Sen, P & Kim, C.J., “A Fast Liquid-Metal Droplet Microswitch Using EWOD-Driven Contact-Line Sliding”, Journal of Microelectromechanical Systems, vol. 18, No. 1, Feb. 2009, pp. 174-185.
Iwai, H., et al., “NiSi Salicide Technology for Scaled CMOS,” Microelectronic Engineering, 60 (2002), pp. 157-169.
Froment, B., et.al., “Nickel vs. Cobalt Silicide integration for sub-50nm CMOS”, IMEC ESS Circuits, 2003. pp. 215-219.
James, D., “65 and 45-nm Devices—an Overview”, Semicon West, Jul. 2008, paper No. ctr_024377.
Davis, J.A., et.al., “Interconnect Limits on Gigascale Integration(GSI) in the 21st Century”, Proc. IEEE, vol. 89, No. 3, pp. 305-324, Mar. 2001.
Shino, T., et al., “Floating Body RAM Technology and its Scalability to 32nm Node and Beyond,” Electron Devices Meeting, 2006, IEDM '06, International, pp. 1-4, Dec. 11-13, 2006.
Hamamoto, T., et al., “Overview and future challenges of floating body RAM (FBRAM) technology for 32 nm technology node and beyond”, Solid-State Electronics, vol. 53, Issue 7, Papers Selected from the 38th European Solid-State Device Research Conference—ESSDERC'08, Jul. 2009, pp. 676-683.
Okhonin, S., et al., “New Generation of Z-RAM”, Electron Devices Meeting, 2007. IEDM 2007. IEEE International, pp. 925-928, Dec. 10-12, 2007.
Henttinen, K. et al., “Mechanically Induced Si Layer Transfer in Hydrogen-Implanted Si Wafers,” Applied Physics Letters, Apr. 24, 2000, p. 2370-2372, vol. 76, No. 17.
Lee, C.-W., et al., “Junctionless multigate field-effect transistor,” Applied Physics Letters, vol. 94, pp. 053511-1 to 053511-2, 2009.
Park, S. G., et al., “Implementation of HfSiON gate dielectric for sub-60nm DRAM dual gate oxide with recess channel array transistor (RCAT) and tungsten gate,” International Electron Devices Meeting, IEDM 2004, pp. 515-518, Dec. 13-15, 2004.
Kim, J.Y., et al., “S-RCAT (sphere-shaped-recess-channel-array transistor) technology for 70nm DRAM feature size and beyond,” 2005 Symposium on VLSI Technology Digest of Technical Papers, 2005 pp. 34-35, Jun. 14-16, 2005.
Oh, H.J., et al., “High-density low-power-operating DRAM device adopting 6F2 cell scheme with novel S-RCAT structure on 80nm feature size and beyond,” Solid-State Device Research Conference, ESSDERC 2005. Proceedings of 35th European , pp. 177-180, Sep. 12-16, 2005.
Chung, S.-W., et al., “Highly Scalable Saddle-Fin (S-Fin) Transistor for Sub-50nm DRAM Technology,” 2006 Symposium on VLSI Technology Digest of Technical Papers, pp. 32-33.
Lee, M. J., et al., “A Proposal on an Optimized Device Structure With Experimental Studies on Recent Devices for the DRAM Cell Transistor,” IEEE Transactions on Electron Devices, vol. 54, No. 12, pp. 3325-3335, Dec. 2007.
Henttinen, K. et al., “Cold ion-cutting of hydrogen implanted Si,” J. Nucl. Instr. and Meth. in Phys. Res. B, 2002, pp. 761-766, vol. 190.
Brumfiel, G., “Solar cells sliced and diced”, May 19, 2010, Nature News.
Dragoi, et al., “Plasma-activated wafer bonding: the new low-temperature tool for MEMS fabrication”, Proc. SPIE, vol. 6589, 65890T (2007).
Vengurlekar, A., et al., “Mechanism of Dopant Activation Enhancement in Shallow Junctions by Hydrogen”, Proceedings of the Materials Research Society, vol. 864, Spring 2005, E9.28.1-6.
Yamada, M. et al., “Phosphor Free High-Luminous-Efficiency White Light-Emitting Diodes Composed of InGaN Multi-Quantum Well,” Japanese Journal of Applied Physics, 2002, pp. L246-L248, vol. 41.
Guo, X. et al., “Cascade single-chip phosphor-free white light emitting diodes,” Applied Physics Letters, 2008, pp. 013507-1-013507-3, vol. 92.
Takafuji, Y. et al., “Integration of Single Crystal Si TFTs and Circuits on a Large Glass Substrate,” IEEE International Electron Devices Meeting (IEDM), Dec. 7-9, 2009, pp. 1-4.
Wierer, J.J. et al., “High-power AlGaInN flip-chip light-emitting diodes, ” Applied Physics Letters, May 28, 2001, pp. 3379-3381, vol. 78, No. 22.
El-Gamal, A., “Trends in CMOS Image Sensor Technology and Design,” International Electron Devices Meeting Digest of Technical Papers, Dec. 2002.
Ahn, S.W., “Fabrication of a 50 nm half-pitch wire grid polarizer using nanoimprint lithography,” Nanotechnology, 2005, pp. 1874-1877, vol. 16, No. 9.
Johnson, R.C., “Switching LEDs on and off to enlighten wireless communications,” EE Times, Jun. 2010, last accessed Oct. 11, 2010, <http://www.embeddedinternetdesign.com/design/225402094>.
Ohsawa, et al., “Autonomous Refresh of Floating Body Cell (FBC)”, International Electron Device Meeting, 2008, pp. 801-804.
Chen, P., et al., “Effects of Hydrogen Implantation Damage on the Performance of InP/InGaAs/InP p-i-n Photodiodes, Transferred on Silicon,” Applied Physics Letters, vol. 94, No. 1, Jan. 2009, pp. 012101-1 to 012101-3.
Lee, D., et al., “Single-Crystalline Silicon Micromirrors Actuated by Self-Aligned Vertical Electrostatic Combdrives with Piston-Motion and Rotation Capability,” Sensors and Actuators A114, 2004, pp. 423-428.
Shi, X., et al., “Characterization of Low-Temperature Processed Single-Crystalline Silicon Thin-Film Transistor on Glass,” IEEE Electron Device Letters, vol. 24, No. 9, Sep. 2003, pp. 574-576.
Chen, W., et al., “InP Layer Transfer with Masked Implantation,” Electrochemical and Solid-State Letters, Issue 12, No. 4, Apr. 2009, H149-150.
Feng, J., et al., “Integration of Germanium-on-Insulator and Silicon MOSFETs on a Silicon Substrate,” IEEE Electron Device Letters, vol. 27, No. 11, Nov. 2006, pp. 911-913.
Zhang, S., et al., “Stacked CMOS Technology on SOI Substrate,” IEEE Electron Device Letters, vol. 25, No. 9, Sep. 2004, pp. 661-663.
Brebner, G., “Tooling up for Reconfigurable System Design,” IEE Colloquium on Reconfigurable Systems, 1999, Ref. No. 1999/061, pp. 2/1-2/4.
Bae, Y.-D., “A Single-Chip Programmable Platform Based on a Multithreaded Processor and Configurable Logic Clusters,” 2002 IEEE International Solid-State Circuits Conference, Feb. 3-7, 2002, Digest of Technical Papers, ISSCC, vol. 1, pp. 336-337.
Lu, N.C.C., et al., “A Buried-Trench DRAM Cell Using a Self-aligned Epitaxy Over Trench Technology,” Electron Devices Meeting, IEDM '88 Technical Digest, International, 1988, pp. 588-591.
Valsamakis, E.A., “Generator for a Custom Statistical Bipolar Transistor Model,” IEEE Journal of Solid-State Circuits, Apr. 1985, pp. 586-589, vol. SC-20, No. 2.
Srivastava, P. et al., “Silicon Substrate Removal of GaN DHFETs for enhanced (>1100V) Breakdown Voltage,” Aug. 2010, IEEE Electron Device Letters, vol. 31, No. 8, pp. 851-852.
Gosele, U., et al., “Semiconductor Wafer Bonding,” Annual Review of Materials Science, Aug. 1998, pp. 215-241, vol. 28.
Spangler, L.J. et al., “A Technology for High Performance Single-Crystal Silicon-on-Insulator Transistors,” IEEE Electron Device Letters, Apr. 1987, pp. 137-139, vol. 8, No. 4.
Larrieu, G., et al., “Low Temperature Implementation of Dopant-Segregated Band-edger Metallic S/D junctions in Thin-Body SOI p-MOSFETs”, Proceedings IEDM, 2007, pp. 147-150.
Qui, Z., et al., “A Comparative Study of Two Different Schemes to Dopant Segregation at NiSi/Si and PtSi/Si Interfaces for Schottky Barrier Height Lowering”, IEEE Transactions on Electron Devices, vol. 55, No. 1, Jan. 2008, pp. 396-403.
Khater, M.H., et al., “High-k/Metal-Gate Fully Depleted SOI CMOS With Single-Silicide Schottky Source/Drain With Sub-30-nm Gate Length”, IEEE Electron Device Letters, vol. 31, No. 4, Apr. 2010, pp. 275-277.
Abramovici, M., “In-system silicon validation and debug”, (2008) IEEE Design and Test of Computers, 25 (3), pp. 216-223.
Saxena, P., et al., “Repeater Scaling and Its Impact on CAD”, IEEE Transactions On Computer-Aided Design of Integrated Circuits and Systems, vol. 23, No. 4, Apr. 2004.
Abrmovici, M., et al., A reconfigurable design-for-debug infrastructure for SoCs, (2006) Proceedings—Design Automation Conference, pp. 7-12.
Anis, E., et al., “Low cost debug architecture using lossy compression for silicon debug”, (2007) Proceedings of the IEEE/ACM Design, pp. 225-230.
Anis, E., et al., “On using lossless compression of debug data in embedded logic analysis”, (2007) Proceedings of the IEEE International Test Conference, paper 18.3, pp. 1-10.
Boule, M., et al., “Adding debug enhancements to assertion checkers for hardware emulation and silicon debug”, (2006) Proceedings of the IEEE International Conference on Computer Design, pp. 294-299.
Boule, M., et al., “Assertion checkers in verification, silicon debug and in-field diagnosis”, (2007) Proceedings—Eighth International Symposium on Quality Electronic Design, ISQED 2007, pp. 613-618.
Burtscher, M., et al., “The VPC trace-compression algorithms”, (2005) IEEE Transactions on Computers, 54 (11), Nov. 2005, pp. 1329-1344.
Frieden, B., “Trace port on powerPC 405 cores”, (2007) Electronic Product Design, 28 (6), pp. 12-14.
Hopkins, A.B.T., et al., “Debug support for complex systems on-chip: A review”, (2006) IEEE Proceedings: Computers and Digital Techniques, 153 (4), Jul. 2006, pp. 197-207.
Hsu, Y.-C., et al., “Visibility enhancement for silicon debug”, (2006) Proceedings—Design Automation Conference, Jul. 24-28, 2006, San Francisco, pp. 13-18.
Josephson, D., et al., “The crazy mixed up world of silicon debug”, (2004) Proceedings of the Custom Integrated Circuits Conference, paper 30-1, pp. 665-670.
Josephson, D.D., “The manic depression of microprocessor debug”, (2002) IEEE International Test Conference (TC), paper 23.4, pp. 657-663.
Ko, H.F., et al., “Algorithms for state restoration and trace-signal selection for data acquisition in silicon debug”, (2009) IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 28 (2), pp. 285-297.
Ko, H.F., et al., “Distributed embedded logic analysis for post-silicon validation of SOCs”, (2008) Proceedings of the IEEE International Test Conference, paper 16.3, pp. 755-763.
Ko, H.F., et al., “Functional scan chain design at RTL for skewed-load delay fault testing”, (2004) Proceedings of the Asian Test Symposium, pp. 454-459.
Ko, H.F., et al., “Resource-efficient programmable trigger units for post-silicon validation”, (2009) Proceedings of the 14th IEEE European Test Symposium, ETS 2009, pp. 17-22.
Liu, X., et al., “On reusing test access mechanisms for debug data transfer in SoC post-silicon validation”, (2008) Proceedings of the Asian Test Symposium, pp. 303-308.
Liu, X., et al., “Trace signal selection for visibility enhancement in post-silicon validation”, (2009) Proceedings DATE, pp. 1338-1343.
McLaughlin, R., et al., “Automated debug of speed path failures using functional tests”, (2009) Proceedings of the IEEE VLSI Test Symposium, pp. 91-96.
Morris, K., “On-Chip Debugging—Built-in Logic Analyzers on your FPGA”, (2004) Journal of FPGA and Structured ASIC, 2 (3).
Nicolici, N., et al., “Design-for-debug for post-silicon validation: Can high-level descriptions help?”, (2009) Proceedings—IEEE International High-Level Design Validation and Test Workshop, HLDVT, pp. 172-175.
Park, S.-B., et al., “IFRA: Instruction Footprint Recording and Analysis for Post-Silicon Bug Localization”, (2008) Design Automation Conference (DAC08), Jun. 8-13, 2008, Anaheim, CA, USA, pp. 373-378.
Park, S.-B., et al., “Post-silicon bug localization in processors using instruction footprint recording and analysis (IFRA)”, (2009) IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 28 (10), pp. 1545-1558.
Moore, B., et al., “High Throughput Non-contact SiP Testing”, (2007) Proceedings—International Test Conference, paper 12.3.
Riley, M.W., et al., “Cell broadband engine debugging for unknown events”, (2007) IEEE Design and Test of Computers, 24 (5), pp. 486-493.
Vermeulen, B., “Functional debug techniques for embedded systems”, (2008) IEEE Design and Test of Computers, 25 (3), pp. 208-215.
Vermeulen, B., et al., “Automatic Generation of Breakpoint Hardware for Silicon Debug”, Proceeding of the 41st Design Automation Conference, Jun. 7-11, 2004, p. 514-517.
Vermeulen, B., et al., “Design for debug: Catching design errors in digital chips”, (2002) IEEE Design and Test of Computers, 19 (3), pp. 37-45.
Vermeulen, B., et al., “Core-based scan architecture for silicon debug”, (2002) IEEE International Test Conference (TC), pp. 638-647.
Vanrootselaar, G. J., et al., “Silicon debug: scan chains alone are not enough”, (1999) IEEE International Test Conference (TC), pp. 892-902.
Kim, G.-S., et al., “A 25-mV-sensitivity 2-Gb/s optimum-logic-threshold capacitive-coupling receiver for wireless wafer probing systems”, (2009) IEEE Transactions on Circuits and Systems II: Express Briefs, 56 (9), pp. 709-713.
Sellathamby, C.V., et al., “Non-contact wafer probe using wireless probe cards”, (2005) Proceedings—International Test Conference, 2005, pp. 447-452.
Jung, S.-M., et al., “Soft Error Immune 0.46pm2 SRAM Cell with MIM Node Capacitor by 65nm CMOS Technology for Ultra High Speed SRAM”, IEDM 2003, pp. 289-292.
Brillouet, M., “Emerging Technologies on Silicon”, IEDM 2004, pp. 17-24.
Meindl, J. D., “Beyond Moore's Law: The Interconnect Era”, IEEE Computing in Science & Engineering, Jan./Feb. 2003, pp. 20-24.
Lin, X., et al., “Local Clustering 3-D Stacked CMOS Technology for Interconnect Loading Reduction”, IEEE Transactions on electron Devices, vol. 53, No. 6, Jun. 2006, pp. 1405-1410.
He, T., et al., “Controllable Molecular Modulation of Conductivity in Silicon-Based Devices”, J. Am. Chem. Soc. 2009, 131, 10023-10030.
Henley, F., “Engineered Substrates Using the Nanocleave Process”, SemiconWest, TechXPOT Conference—Challenges in Device Scaling, Jul. 19, 2006, San Francisco.
Diamant, G., et al., “Integrated Circuits based on Nanoscale Vacuum Phototubes”, Applied Physics Letters 92, 262903-1 to 262903-3 (2008).
Landesberger, C., et al., “Carrier techniques for thin wafer processing”, CS MANTECH Conference, May 14-17, 2007 Austin, Texas, pp. 33-36.
Shen, W., et al., “Mercury Droplet Micro switch for Re-configurable Circuit Interconnect”, The 12th International Conference on Solid State Sensors, Actuators and Microsystems. Boston, Jun. 8-12, 2003, pp. 464-467.
Bangsaruntip, S., et al., “Gate-all-around Silicon Nanowire 25-Stage CMOS Ring Oscillators with Diameter Down to 3 nm”, 2010 Symposium on VLSI Technology Digest of papers, pp. 21-22.
Borland, J.O., “Low Temperature Activation Of Ion Implanted Dopants: A Review”, International Workshop on Junction technology 2002, S7-3, Japan Society of Applied Physics, pp. 85-88.
Vengurlekar, A., et al., “Hydrogen Plasma Enhancement of Boron Activation in Shallow Junctions”, Applied Physics Letters, vol. 85, No. 18, Nov. 1, 2004, pp. 4052-4054.
El-Maleh, A. H., et al., “Transistor-Level Defect Tolerant Digital System Design at the Nanoscale”, Research Proposal Submitted to Internal Track Research Grant Programs, 2007. Internal Track Research Grant Programs.
Austin, T., et al., “Reliable Systems on Unreliable Fabrics”, IEEE Design & Test of Computers, Jul./Aug. 2008, vol. 25, issue 4, pp. 322-332.
Borkar, S., “Designing Reliable Systems from Unreliable Components: The Challenges of Transistor Variability and Degradation”, IEEE Micro, IEEE Computer Society, Nov.-Dec. 2005, pp. 10-16.
Zhu, S., et al., “N-Type Schottky Barrier Source/Drain MOSFET Using Ytterbium Silicide”, IEEE Electron Device Letters, vol. 25, No. 8, Aug. 2004, pp. 565-567.
Zhang, Z., et al., “Sharp Reduction of Contact Resistivities by Effective Schottky Barrier Lowering With Silicides as Diffusion Sources,” IEEE Electron Device Letters, vol. 31, No. 7, Jul. 2010, pp. 731-733.
Lee, R. T.P., et al., “Novel Epitaxial Nickel Aluminide-Silicide with Low Schottky-Barrier and Series Resistance for Enhanced Performance of Dopant-Segregated Source/Drain N-channel MuGFETs”, 2007 Symposium on VLSI Technology Digest of Technical Papers, pp. 108-109.
Awano, M., et al., “Advanced DSS MOSFET Technology for Ultrahigh Performance Applications”, 2008 Symposium on VLSI Technology Digest of Technical Papers, pp. 24-25.
Choi, S.-J., et al., “Performance Breakthrough in NOR Flash Memory with Dopant-Segregated Schottky-Barrier (DSSB) SONOS Devices”, 2009 Symposium of VLSI Technology Digest, pp. 222-223.
Zhang, M., et al., “Schottky barrier height modulation using dopant segregation in Schottky-barrier SOI-MOSFETs”, Proceeding of ESSDERC, Grenoble, France, 2005, pp. 457-460.
Larrieu, G., et al., “Arsenic-Segregated Rare-Earth Silicide Junctions: Reduction of Schottky Barrier and Integration in Metallic n-MOSFETs on SOI”, IEEE Electron Device Letters, vol. 30, No. 12, Dec. 2009, pp. 1266-1268.
Ko, C.H., et al., “NiSi Schottky Barrier Process-Strained Si (SB-PSS) CMOS Technology for High Performance Applications”, 2006 Symposium on VLSI Technology Digest of Technical Papers.
Kinoshita, A., et al., “Solution for High-Performance Schottky-Source/Drain MOSFETs: Schottky Barrier Height Engineering with Dopant Segregation Technique”, 2004 Symposium on VLSI Technology Digest of Technical Papers, pp. 168-169.
Kinoshita, A., et al., “High-performance 50-nm-Gate-Length Schottky-Source/Drain MOSFETs with Dopant-Segregation Junctions”, 2005 Symposium on VLSI Technology Digest of Technical Papers, pp. 158-159.
Kaneko, A., et al., “High-Performance FinFET with Dopant-Segregated Schottky Source/Drain”, IEDM 2006.
Kinoshita, A., et al., “Ultra Low Voltage Operations in Bulk CMOS Logic Circuits with Dopant Segregated Schottky Source/Drain Transistors”, IEDM 2006.
Kinoshita, A., et al., “Comprehensive Study on Injection Velocity Enhancement in Dopant-Segregated Schottky MOSFETs”, IEDM 2006.
Choi, S.-J., et al., “High Speed Flash Memory and 1T-DRAM on Dopant Segregated Schottky Barrier (DSSB) FinFET SONOS Device for Multi-functional SoC Applications”, 2008 IEDM, pp. 223-226.
Chin, Y.K., et al., “Excimer Laser-Annealed Dopant Segregated Schottky (ELA-DSS) Si Nanowire Gate-All-Around (GAA) pFET with Near Zero Effective Schottky Barrier Height (SBH)”, IEDM 2009, pp. 935-938.
Agoura Technologies white paper, “Wire Grid Polarizers: a New High Contrast Polarizer Technology for Liquid Crystal Displays”, 2008, pp. 1-12.
Unipixel Displays, Inc. white paper, “Time Multi-plexed Optical Shutter (TMOS) Displays”, Jun. 2007, pp. 1-49.
Azevedo, I. L., et al., “The Transition to Solid-State Lighting”, Proc. IEEE, vol. 97, No. 3, Mar. 2009, pp. 481-510.
Crawford, M.H., “LEDs for Solid-State Lighting: Performance Challenges and Recent Advances”, IEEE Journal of Selected Topics in Quantum Electronics, vol. 15, No. 4, Jul./Aug. 2009, pp. 1028-1040.
Tong, Q.-Y., et al., “A “smarter-cut” approach to low temperature silicon layer transfer”, Applied Physics Letters, vol. 72, No. 1, Jan. 5, 1998, pp. 49-51.
Tong, Q.-Y., et al., “Low Temperature Si Layer Splitting”, Proceedings 1997 IEEE International SOI Conference, Oct. 1997, pp. 126-127.
Nguyen, P., et al., “Systematic study of the splitting kinetic of H/He co-implanted substrate”, SOI Conference, 2003, pp. 132-134.
Ma, X., et al., “A high-quality SOI structure fabricated by low-temperature technology with B+/H+ co-implantation and plasma bonding”, Semiconductor Science and Technology, vol. 21, 2006, pp. 959-963.
Yu, C.Y., et al., “Low-temperature fabrication and characterization of Ge-on-insulator structures”, Applied Physics Letters, vol. 89, 101913-1 to 101913-2 (2006).
Li, Y. A., et al., “Surface Roughness of Hydrogen Ion Cut Low Temperature Bonded Thin Film Layers”, Japan Journal of Applied Physics, vol. 39 (2000), Part 1, No. 1, pp. 275-276.
Hoechbauer, T., et al., “Comparison of thermally and mechanically induced Si layer transfer in hydrogen-implanted Si wafers”, Nuclear Instruments and Methods in Physics Research B, vol. 216 (2004), pp. 257-263.
Aspar, B., et al., “Transfer of structured and patterned thin silicon films using the Smart-Cut process”, Electronics Letters, Oct. 10, 1996, vol. 32, No. 21, pp. 1985-1986.
Agarwal, A., et al., “Efficient production of silicon-on-insulator films by co-implantation of He+ with H+” Applied Physics Letters, vol. 72, No. 9, Mar. 1998, pp. 1086-1088.
Cook III, G. O., et al., “Overview of transient liquid phase and partial transient liquid phase bonding,” Journal of Material Science, vol. 46, 2011, pp. 5305-5323.
Moustris, G. P., et al., “Evolution of autonomous and semi-autonomous robotic surgical systems: a review of the literature,” International Journal of Medical Robotics and Computer Assisted Surgery, Wiley Online Library, 2011, DOI: 10.10002/rcs.408.
Subbarao, M., et al., “Depth from Defocus: A Spatial Domain Approach,” International Journal of Computer Vision, vol. 13, No. 3, pp. 271-294 (1994).
Subbarao, M., et al., “Focused Image Recovery from Two Defocused Images Recorded with Different Camera Settings,” IEEE Transactions on Image Processing, vol. 4, No. 12, Dec. 1995, pp. 1613-1628.
Guseynov, N. A., et al., “Ultrasonic Treatment Restores the Photoelectric Parameters of Silicon Solar Cells Degraded under the Action of 60Cobalt Gamma Radiation,” Technical Physics Letters, vol. 33, No. 1, pp. 18-21 (2007).
Gawlik, G., et al., “GaAs on Si: towards a low-temperature “smart-cut” technology”, Vacuum, vol. 70, pp. 103-107 (2003).
Weldon, M. K., et al., “Mechanism of Silicon Exfoliation Induced by Hydrogen/Helium Co-implantation,” Applied Physics Letters, vol. 73, No. 25, pp. 3721-3723 (1998).
Miller, D.A.B., “Optical interconnects to electronic chips,” Applied Optics, vol. 49, No. 25, Sep. 1, 2010, pp. F59-F70.
En, W. G., et al., “The Genesis Process”: A New SOI wafer fabrication method, Proceedings 1998 IEEE International SOI Conference, Oct. 1998, pp. 163-164.
Uchikoga, S., et al., “Low temperature poly-Si TFT-LCD by excimer laser anneal,” Thin Solid Films, vol. 383 (2001), pp. 19-24.
He, M., et al., “Large Polycrystalline Silicon Grains Prepared by Excimer Laser Crystallization of Sputtered Amorphous Silicon Film with Process Temperature at 100 C,” Japanese Journal of Applied Physics, vol. 46, No. 3B, 2007, pp. 1245-1249.
Kim, S.D., et al., “Advanced source/drain engineering for box-shaped ultra shallow junction formation using laser annealing and pre-amorphization implantation in sub-100-nm SOI CMOS,” IEEE Trans. Electron Devices, vol. 49, No. 10, pp. 1748-1754, Oct. 2002.
Ahn, J., et al., “High-quality MOSFET's with ultrathin LPCVD gate SiO2,” IEEE Electron Device Lett., vol. 13, No. 4, pp. 186-188, Apr. 1992.
Yang, M., et al., “High Performance CMOS Fabricated on Hybrid Substrate with Different Crystal Orientation,” Proceedings IEDM 2003.
Yin, H., et al., “Scalable 3-D finlike poly-Si TFT and its nonvolatile memory application,” IEEE Trans. Electron Devices, vol. 55, No. 2, pp. 578-584, Feb. 2008.
Kawaguchi, N., et al., “Pulsed Green-Laser Annealing for Single-Crystalline Silicon Film Transferred onto Silicon wafer and Non-alkaline Glass by Hydrogen-Induced Exfoliation,” Japanese Journal of Appl,ied Physics, vol. 46, No. 1, 2007, pp. 21-23.
Faynot, O. et al., “Planar Fully depleted SOI technology: A Powerful architecture for the 20nm node and beyond,” Electron Devices Meeting (IEDM), 2010 IEEE International, vol. No., pp. 3.2.1, 3.2.4, Dec. 6-8, 2010.
Khakifirooz, A., “ETSOI Technology for 20nm and Beyond”, SOI Consortium Workshop: Fully Depleted SOI, Apr. 28, 2011, Hsinchu Taiwan.
Kim, I.-K., et al.,“Advanced Integration Technology for a Highly Scalable SOI DRAM with SOC (Silicon-On-Capacitors)”, IEDM 1996, pp. 96-605-608, 22.5.4.
Lee, B.H., et al., “A Novel CMP Method for cost-effective Bonded SOI Wafer Fabrication,” Proceedings 1995 IEEE International SOI Conference, Oct. 1995, pp. 60-61.
Choi, Sung-Jin, et al., “Performance Breakthrough in NOR Flash Memory with Dopant-Segregated Schottky-Barrier (DSSB) SONOS Devices,” paper 11B-3, 2009 Symposium on VLSI Technology, Digest of Technical Papers, pp. 222-223.
Chang, Wei, et al., “Drain-induced Schottky barrier source-side hot carriers and its application to program local bits of nanowire charge-trapping memories,” Japanese Journal of Applied Physics 53, 094001 (2014) pp. 094001-1 to 094001-5.

Related Publications (1)

	Number	Date	Country
	20200350310 A1	Nov 2020	US

Continuations (3)

	Number	Date	Country
Parent	13492382	Jun 2012	US
Child	14514386		US
Parent	13246384	Sep 2011	US
Child	13492382		US
Parent	12900379	Oct 2010	US
Child	13246384		US

Continuation in Parts (13)

	Number	Date	Country
Parent	16242300	Jan 2019	US
Child	16936352		US
Parent	15922913	Mar 2018	US
Child	16242300		US
Parent	15409740	Jan 2017	US
Child	15922913		US
Parent	15224929	Aug 2016	US
Child	15409740		US
Parent	14514386	Oct 2014	US
Child	15224929		US
Parent	12859665	Aug 2010	US
Child	12900379		US
Parent	12849272	Aug 2010	US
Child	12859665		US
Parent	12847911	Jul 2010	US
Child	12849272		US
Parent	12797493	Jun 2010	US
Child	12847911		US
Parent	12792673	Jun 2010	US
Child	12797493		US
Parent	12706520	Feb 2010	US
Child	12792673		US
Parent	12577532	Oct 2009	US
Child	12797493		US
Parent	12577532	Oct 2009	US
Child	12792673		US

Method to form a 3D integrated circuit

Information

Patent Number

Date Filed

Date Issued

Inventors

Original Assignees

Examiners

Agents

CPC

Field of Search

US

CPC

International Classifications

Term Extension

Abstract