Patent Grant
9218988
The present invention relates to microelectronic packages and to methods of making and testing microelectronic packages.
Microelectronic devices such as semiconductor chips typically require many input and output connections to other electronic components. The input and output contacts of a semiconductor chip or other comparable device are generally disposed in grid-like patterns that substantially cover a surface of the device (commonly referred to as an “area array”) or in elongated rows which may extend parallel to and adjacent each edge of the device's front surface, or in the center of the front surface. Typically, devices such as chips must be physically mounted on a substrate such as a printed circuit board, and the contacts of the device must be electrically connected to electrically conductive features of the circuit board.
Semiconductor chips are commonly provided in packages that facilitate handling of the chip during manufacture and during mounting of the chip on an external substrate such as a circuit board or other circuit panel. For example, many semiconductor chips are provided in packages suitable for surface mounting. Numerous packages of this general type have been proposed for various applications. Most commonly, such packages include a dielectric element, commonly referred to as a “chip carrier” with terminals formed as plated or etched metallic structures on the dielectric. These terminals typically are connected to the contacts of the chip itself by features such as thin traces extending along the chip carrier itself and by fine leads or wires extending between the contacts of the chip and the terminals or traces. In a surface mounting operation, the package is placed onto a circuit board so that each terminal on the package is aligned with a corresponding contact pad on the circuit board. Solder or other bonding material is provided between the terminals and the contact pads. The package can be permanently bonded in place by heating the assembly so as to melt or “reflow” the solder or otherwise activate the bonding material.
Many packages include solder masses in the form of solder balls, typically about 0.1 mm and about 0.8 mm (5 and 30 mils) in diameter, attached to the terminals of the package. A package having an array of solder balls projecting from its bottom surface is commonly referred to as a ball grid array or “BGA” package. Other packages, referred to as land grid array or “LGA” packages are secured to the substrate by thin layers or lands formed from solder. Packages of this type can be quite compact. Certain packages, commonly referred to as “chip scale packages,” occupy an area of the circuit board equal to, or only slightly larger than, the area of the device incorporated in the package. This is advantageous in that it reduces the overall size of the assembly and permits the use of short interconnections between various devices on the substrate, which in turn limits signal propagation time between devices and thus facilitates operation of the assembly at high speeds.
Assemblies including packages can suffer from stresses imposed by differential thermal expansion and contraction of the device and the substrate. During operation, as well as during manufacture, a semiconductor chip tends to expand and contract by an amount different from the amount of expansion and contraction of a circuit board. Where the terminals of the package are fixed relative to the chip or other device, such as by using solder, these effects tend to cause the terminals to move relative to the contact pads on the circuit board. This can impose stresses in the solder that connects the terminals to the contact pads on the circuit board. As disclosed in certain preferred embodiments of U.S. Pat. Nos. 5,679,977; 5,148,266; 5,148,265; 5,455,390; and 5,518,964, the disclosures of which are incorporated by reference herein, semiconductor chip packages can have terminals that are movable with respect to the chip or other device incorporated in the package. Such movement can compensate to an appreciable degree for differential expansion and contraction.
Testing of packaged devices poses another formidable problem. In some manufacturing processes, it is necessary to make temporary connections between the terminals of the packaged device and a test fixture, and operate the device through these connections to assure that the device is fully functional. Ordinarily, these temporary connections must be made without bonding the terminals of the package to the test fixture. It is important to assure that all of the terminals are reliably connected to the conductive elements of the test fixture. However, it is difficult to make connections by pressing the package against a simple test fixture such as an ordinary circuit board having planar contact pads. If the terminals of the package are not coplanar, or if the conductive elements of the test fixture are not coplanar, some of the terminals will not contact their respective contact pads on the test fixture. For example, in a BGA package, differences in the diameter of the solder balls attached to the terminals, and non-planarity of the chip carrier, may cause some of the solder balls to lie at different heights.
These problems can be alleviated through the use of specially constructed test fixtures having features arranged to compensate for non-planarity. However, such features add to the cost of the test fixture and, in some cases, introduce some unreliability into the test fixture itself. This is particularly undesirable because the test fixture, and the engagement of the device with the test fixture, should be more reliable than the packaged devices themselves in order to provide a meaningful test. Moreover, devices used for high-frequency operation are typically tested by applying high frequency signals. This requirement imposes constraints on the electrical characteristics of the signal paths in the test fixture, which further complicates construction of the test fixture.
Additionally, when testing packaged devices having solder balls connected with terminals, solder tends to accumulate on those parts of the test fixture that engage the solder balls. This accumulation of solder residue can shorten the life of the test fixture and impair its reliability.
A variety of solutions have been put forth to deal with the aforementioned problems. Certain packages disclosed in the aforementioned patents have terminals that can move with respect to the microelectronic device. Such movement can compensate to some degree for non-planarity of the terminals during testing.
U.S. Pat. Nos. 5,196,726 and 5,214,308, both issued to Nishiguchi et al., disclose a BGA-type approach in which bump leads on the face of the chip are received in cup-like sockets on the substrate and bonded therein by a low-melting point material. U.S. Pat. No. 4,975,079 issued to Beaman et al. discloses a test socket for chips in which dome-shaped contacts on the test substrate are disposed within conical guides. The chip is forced against the substrate so that the solder balls enter the conical guides and engage the dome-shaped pins on the substrate. Sufficient force is applied so that the dome-shaped pins actually deform the solder balls of the chip.
A further example of a BGA socket may be found in commonly assigned U.S. Pat. No. 5,802,699, issued Sep. 8, 1998, the disclosure of which is hereby incorporated by reference herein. The '699 patent discloses a sheet-like connector having a plurality of holes. Each hole is provided with at least one resilient laminar contact extending inwardly over a hole. The bump leads of a BGA device are advanced into the holes so that the bump leads are engaged with the contacts. The assembly can be tested, and if found acceptable, the bump leads can be permanently bonded to the contacts.
Commonly assigned U.S. Pat. No. 6,202,297, issued Mar. 20, 2001, the disclosure of which is hereby incorporated by reference herein, discloses a connector for microelectronic devices having bump leads and methods for fabricating and using the connector. In one embodiment of the '297 patent, a dielectric substrate has a plurality of posts extending upwardly from a front surface. The posts may be arranged in an array of post groups, with each post group defining a gap therebetween. A generally laminar contact extends from the top of each post. In order to test a device, the bump leads of the device are each inserted within a respective gap thereby engaging the contacts which wipe against the bump lead as it continues to be inserted. Typically, distal portions of the contacts deflect downwardly toward the substrate and outwardly away from the center of the gap as the bump lead is inserted into a gap.
Commonly assigned U.S. Pat. No. 6,177,636, the disclosure of which is hereby incorporated by reference herein, discloses a method and apparatus for providing interconnections between a microelectronic device and a supporting substrate. In one preferred embodiment of the '636 patent, a method of fabricating an interconnection component for a microelectronic device includes providing a flexible chip carrier having first and second surfaces and coupling a conductive sheet to the first surface of the chip carrier. The conductive sheet is then selectively etched to produce a plurality of substantially rigid posts. A compliant layer is provided on the second surface of the support structure and a microelectronic device such as a semiconductor chip is engaged with the compliant layer so that the compliant layer lies between the microelectronic device and the chip carrier, and leaving the posts projecting from the exposed surface of the chip carrier. The posts are electrically connected to the microelectronic device. The posts form projecting package terminals that can be engaged in a socket or solder-bonded to features of a substrate as, for example, a circuit panel. Because the posts are movable with respect to the microelectronic device, such a package substantially accommodates thermal coefficient of expansion mismatches between the device and a supporting substrate when the device is in use. Moreover, the tips of the posts can be coplanar or nearly coplanar.
Despite all of the above-described advances in the art, still further improvements in making and testing microelectronic packages would be desirable.
In certain preferred embodiments of the present invention, a method of making a microelectronic assembly includes providing a microelectronic package having a substrate, a microelectronic element overlying the substrate and at least one conductive element projecting from a surface of the substrate, the at least one conductive element having a surface remote from the surface of the substrate. The method desirably includes compressing the at least one conductive element so that the remote surface thereof lies in a common plane, and after the compressing step, providing an encapsulant material around the at least one conductive element for supporting the microelectronic package and so that the remote surfaces of the at least one conductive element remains accessible at an exterior surface of the encapsulant material. In certain preferred embodiments, the at least one conductive element includes at least two conductive elements.
In certain preferred embodiments, the at least two conductive elements project from a first surface of the substrate and the package further comprises at least two second conductive elements projecting from a second surface of the substrate, the at least two second conductive elements having surfaces remote from the second surface of the substrate. The method may also include compressing the at least two second conductive elements so that the remote surfaces of the at least two second conductive elements lie in a common plane.
The substrate may be flexible, and may include a dielectric material such as a polyimide. The microelectronic element is desirably electrically interconnected with the substrate, such as by using conductive leads, wires or traces. The microelectronic element may be a semiconductor chip having a front face with contacts and a back face remote therefrom. In certain preferred embodiments, the front face of the semiconductor chip faces the substrate. In other preferred embodiments, however, the front face of the semiconductor chip faces away from the substrate and the back face of the semiconductor chip faces the substrate. A compliant layer may be disposed between the microelectronic element and the substrate.
In preferred embodiments, the at least two conductive elements are disposed over a top surface of the substrate. In other preferred embodiments, the at least two conductive elements are disposed over a bottom surface of the substrate. The substrate may include a plurality of dielectric layers, and a plurality of layers of conductive traces may extend through the substrate.
The method may include making a second microelectronic package using the steps discussed above, and stacking the second microelectronic package atop the first microelectronic package, the first and second microelectronic packages being electrically interconnected together through the conductive elements.
In another preferred embodiment of the present invention, a method of making a microelectronic assembly includes providing a mold having an internal cavity, placing a microelectronic package into the cavity of the mold, the microelectronic package including a substrate, a microelectronic element overlying the substrate and at least one conductive element projecting from a first surface of the substrate, the at least one conductive element having a surface remote from the first surface of the substrate. The method desirably includes utilizing the mold for compressing the at least one conductive element, and after the compressing step and while the mold remains in contact with the remote surface of the at least one conductive element, introducing an encapsulant material into the cavity of the mold for encapsulating the microelectronic element and surrounding the at least one conductive element. The mold preferably remains in contact with the remote surface of the at least one conductive element during the introducing an encapsulant material step so that the remote surface of the at least one conductive element remains accessible at an exterior surface of the encapsulant material. After the encapsulant material is introduced, it may be cured.
In other preferred embodiments of the present invention, a method of making a microelectronic assembly includes providing a mold having an internal cavity, placing a microelectronic package into the cavity of the mold, the microelectronic package including a substrate, at least one microelectronic element overlying the substrate and at least two vertical conductors projecting from a first surface of the substrate, the at least two vertical conductors having surfaces remote from the first surface of the substrate. The method desirably includes utilizing the mold for compressing the at least two vertical conductors so that the remote surfaces of the two vertical conductors lie in a common plane, and after the compressing step, introducing an encapsulant material into the cavity of the mold for encapsulating the at least one microelectronic element and surrounding the at least two vertical conductors, wherein the mold remains in contact with the remote surfaces of the at least two vertical conductors during the introducing an encapsulant material step so that the remote surfaces of the at least two vertical conductors remain accessible at an exterior surface of the encapsulant material. The vertical conductors may be conductive posts or metallic masses.
In preferred embodiments, the substrate has a central region and peripheral regions adjacent outer edges of the substrate. The at least one microelectronic element desirably overlies the central region of the substrate and the vertical conductors are disposed in the peripheral regions of the substrate. The method may include making a second microelectronic package in accordance with the steps discussed above and stacking the second microelectronic package over the first microelectronic package, with the first and second microelectronic packages being electrically interconnected through the vertical conductors.
One aspect of the invention provides a microelectronic package including a microelectronic element such as a semiconductor chip and a flexible substrate spaced from and overlying a first face of the microelectronic element. The package according to this aspect of the invention desirably includes a plurality of conductive posts extending from the flexible substrate and projecting away from the microelectronic element, with at least some of the conductive posts being electrically interconnected with said microelectronic element. Most preferably, the package according to this aspect of the invention includes a plurality of support elements disposed between the microelectronic element and said substrate and supporting said flexible substrate over the microelectronic element. Desirably, at least some of the conductive posts are offset in horizontal directions parallel to the plane of the flexible substrate from the support elements. For example, the support elements may be disposed in an array with zones of the flexible substrate disposed between adjacent support elements, and the posts may be disposed near the centers of such zones.
The offset between the posts and the support elements allows the posts, and particularly the bases of the posts adjacent the substrate, to move relative to the microelectronic element. Most preferably, the arrangement allows each post to move independently of the other posts. The movement of the posts allows the tips of the plural posts to simultaneously engage contact pads on a circuit board despite irregularities in the circuit board or the package, such as warpage of the circuit board. This facilitates testing of the package using a simple test board, which may have substantially planar contacts, and avoids the need for specialized, expensive test sockets.
Most preferably, the flexible substrate overlies the front or contact-bearing face of the microelectronic element. At least some of the support elements desirably are electrically conductive elements such as solder balls. The conductive support elements may electrically interconnect at least some of the contacts of the microelectronic element with at least some of the conductive posts. In preferred forms, this arrangement can prove low-impedance conductive paths between the posts and the microelectronic element, suitable for high-frequency signal transmission. Most desirably, at least some of the posts are connected to at least some of the contacts on the microelectronic element by conductive support elements immediately adjacent to those posts. Preferably, conductive traces provided on the flexible substrate electrically interconnect at least some of the conductive posts with at least some of the conductive support elements. These traces may be very short; the length of each trace desirably is equal to the offset distance between a single post and a single support element.
A further aspect of the present invention provides a microelectronic assembly, which desirably includes a package as discussed above and a circuit panel having contact pads. Tips of the posts remote from the flexible substrate confront the contact pads and are electrically connected thereto, most preferably by electrically conductive bonding material such as solder. As further discussed below, the assembly can be compact and highly reliable.
A further aspect of the invention provides a microelectronic package, which includes a microelectronic element and a flexible substrate spaced from and overlying said microelectronic element. The flexible substrate is supported above said front face of said microelectronic element so that said substrate is at least partially unconstrained in flexure. For example, the flexible substrate may be supported by support elements as described above, or by other means such as a continuous compliant layer. Here again, the package includes a plurality of conductive posts extending from the flexible substrate and projecting away from the microelectronic element, the conductive posts being electrically connected to the microelectronic element. The conductive posts have bases facing toward the flexible substrate. The package according to this embodiment of the invention desirably includes elements referred to herein as “focusing elements” disposed between the bases of at least some of the posts and the substrate and mechanically interconnecting the bases of the conductive posts with the substrate. The focusing elements desirably have smaller areas than the bases of the posts. As further discussed below, this arrangement facilitates flexing of the substrate and movement of the posts.
Yet another aspect of the invention provides methods of processing microelectronic packages. Method according to this aspect of the invention desirably include the step of advancing a microelectronic package having a flexible substrate supported over a surface of a microelectronic element and having electrically conductive posts projecting from said substrate until tips of said posts engage contact pads on a test circuit panel and the substrate flexes so that at least some base portions of said posts adjacent said flexible substrate move relative to the microelectronic element. In preferred methods according to this aspect of the present invention, movement of the bases of the posts contribute to movement of the tips, allowing the tips to engage contact pads even where the contact pads themselves are not coplanar with one another.
The method according to this aspect of the invention may include the further steps of maintaining the tips of the posts in contact with said contact pads and testing the package during the maintaining step, as by transmitting signals to and from the package through the engaged contact pads and posts. The method may be practiced using a simple circuit panel, with simple contact pads. The method may further include disengaging the tips from the contact pads after testing, and may also include bonding the tips of the posts to electrically conductive elements of a circuit panel after disengagement from the test circuit panel. One aspect of the present invention, a provides a microelectronic package which includes a mounting structure, a microelectronic element associated with the mounting structure, and a plurality of conductive posts physically connected to the mounting structure and electrically connected to the microelectronic element. The conductive posts desirably project from the mounting structure in an upward direction. At least one of the conductive posts may be an offset post. Each offset post preferably has a base connected to the mounting structure, the base of each offset post defining a centroid. As further explained below, where the base has a regular, biaxially symmetrical or point symmetrical shape such as a circle, the centroid is simply the geometric center of the base. Each offset post also desirably defines an upper extremity having a centroid, the centroid of the upper extremity being offset from the centroid of the base in a horizontal offset direction transverse to the upward direction. When the package according to this aspect of the invention is engaged with an external unit such as a test fixture, vertically directed contact forces are applied by the contact pads of the external unit. The contact forces applied to each offset post are centered at the centroid of the upper extremity. The reaction forces applied by the mounting structure to the base of the post are centered at the centroid of the base. Because these centroids are offset from one another, the forces applied to the post tend to tilt it about a horizontal axis. Tilting of the post causes the upper extremity of the post to wipe across the surface of the contact pad, which promotes good contact between the post and the contact pad. The mounting structure desirably is deformable, so that the bases of the posts can move relative to the microelectronic element in the tilting mode discussed above. The mounting structure also may be arranged to deform so as to permit translational movement of the posts in a vertical direction, toward the microelectronic element. The movement of individual posts may differ, so that the tips of numerous posts can be engaged with numerous contact pads even where the tips of the posts are not coplanar with one another, the contact pads are not coplanar with one another, or both, prior to engagement of the posts and contact pads.
The mounting structure may include a flexible substrate, which may have conductive traces formed thereon for electrically interconnecting the posts with a microelectronic element. The flexible substrate may be a generally sheet like substrate extending substantially in a horizontal plane, the substrate having a top surface and a bottom surface, the conductive posts projecting upwardly from the top surface. The flexible substrate may also include a plurality of gaps extending through the substrate and defining a plurality of regions, different ones of the posts being disposed on different ones of the regions such as disclosed in commonly assigned U.S. patent application Ser. No. 10/985,119, entitled “MICRO PIN GRID WITH PIN MOTION ISOLATION,” filed on Nov. 10, 2004, the disclosure of which is hereby incorporated herein by reference. The package may incorporate a support layer such as a compliant layer disposed between the flexible substrate and the microelectronic element. In other embodiments, the package may include a plurality of support elements spaced apart from one another and disposed between the flexible substrate and the microelectronic element, the bases of the posts being spaced horizontally from the support elements as described in greater detail in the co-pending, commonly assigned U.S. patent application Ser. No. 11/014,439, entitled “MICROELECTRONIC PACKAGES AND METHODS THEREFORE,” filed on Dec. 16, 2004, the disclosure of which is hereby incorporated herein by reference.
The microelectronic element of the package preferably has faces and contacts, the contacts being electrically interconnected with the conductive posts. In certain embodiments, the contacts are exposed at a first face of the microelectronic element and the mounting structure overlies the first face. In other embodiments, the contacts are exposed at a first face of the microelectronic element and the mounting structure overlies a second, oppositely directed face of the microelectronic element.
A still further aspect of the invention provides methods of making microelectronic packages and elements of such packages. A method according to this aspect of the invention desirably includes providing a blank made of a conductive material such as copper, applying a fluid under pressure, desirably a liquid, to the blank to form at least one conductive terminal in the blank, and providing electrical interconnections to the at least one conductive terminal. The at least one conductive terminal may be a conductive post. The method may also include heating the blank so as to make the blank more ductile during the forming operation.
The contacts of the microelectronic element are desirably accessible at the first face of the microelectronic element. That is, the flexible substrate overlies the front or contact-bearing face of the microelectronic element. However, the microelectronic element may have a second face opposite the first face and the contacts may be accessible at the second face of the microelectronic element. The microelectronic package may also include conductive elements, such as conductive traces provided on said flexible substrate, for electrically interconnecting said conductive terminals and said microelectronic element.
In certain preferred embodiments of the present invention, an assembly for testing microelectronic devices includes a microelectronic element having faces and contacts, a flexible substrate, such as a dielectric sheet, spaced from and overlying a first face of the microelectronic element, and a plurality of conductive posts extending from the flexible substrate and projecting away from the first face of the microelectronic element. At least some of the conductive posts are desirably electrically interconnected with the microelectronic element. The conductive posts may have a base facing toward the flexible substrate. The assembly may incorporate one or more of the features disclosed in commonly assigned U.S. Provisional Application Ser. No. 60/662,199, entitled “MICROELECTRONIC PACKAGES AND METHODS THEREFORE,” filed Mar. 16, 2005 [TESSERA 3.8-429], the disclosure of which is hereby incorporated by reference herein.
The assembly also desirably includes a plurality of support elements disposed between the microelectronic element and the substrate. The support elements desirably support the flexible substrate over the microelectronic element, with at least some of the conductive posts being offset from the support elements. A compliant material may be disposed between the flexible substrate and the microelectronic element.
In certain preferred embodiments, at least one of the conductive support elements includes a mass of a fusible material. In other preferred embodiments, at least one of the conductive support elements includes a dielectric core and an electrically conductive outer coating over the dielectric core. The support element may also be elongated, having a length that is greater than its width or diameter.
The microelectronic element may be a printed circuit board or a test board used to test devices such as microelectronic elements and microelectronic packages. The first face of the microelectronic element may be a front face of the microelectronic element and the contacts may be accessible at the front face. In certain preferred embodiments, at least some of the support elements are electrically conductive. The conductive support elements desirably electrically interconnect at least some of the contacts of the microelectronic element with at least some of the conductive posts. In certain preferred embodiments, the support elements include a plurality of second conductive posts extending from the flexible substrate. The second conductive posts preferably project toward the first face of the microelectronic element, with at least some of the second conductive posts being electrically interconnected with the first conductive posts. In certain preferred embodiments, a first conductive post is electrically interconnected to a contact through a second conductive post disposed immediately adjacent to the first conductive post.
The conductive posts may be elongated, whereby the posts have a length that is substantially greater than the width or diameter of the posts. The support elements may be disposed in an array so that the support elements define a plurality of zones on the flexible substrate, each zone being bounded by a plurality of the support elements defining corners of the zone, with different ones of the conductive posts being disposed in different ones of the zones. In preferred embodiments, only one of the conductive posts is disposed in each of the zones.
In another preferred embodiments of the present invention, a microelectronic assembly includes a microelectronic element having faces and contacts, a flexible substrate spaced from and overlying a first face of the microelectronic element, and a plurality of first conductive posts extending from the flexible substrate and projecting away from the first face of the microelectronic element, at least some of the conductive posts being electrically interconnected with the microelectronic element. The assembly also desirably includes a plurality of second conductive posts extending from the flexible substrate and projecting toward the first face of the microelectronic element, the second conductive posts supporting the flexible substrate over the microelectronic element, at least some of the first conductive posts being offset from the second conductive posts.
In preferred embodiments, at least some of the second conductive posts are electrically conductive, the second conductive posts electrically interconnecting at least some of the contacts of the microelectronic element with at least some of the first conductive posts. At least some of the first conductive posts may be connected to at least some of the contacts by second conductive posts located immediately adjacent to the first conductive posts. The assembly may also include conductive traces provided on the flexible substrate, whereby the conductive traces electrically interconnect at least some of the first conductive posts with at least some of the contacts on the microelectronic element. In certain preferred embodiments, at least one of the conductive traces extends between adjacent conductive posts.
In another preferred embodiment of the present invention, a microelectronic assembly includes a microelectronic element having faces and contacts, and a flexible substrate spaced from and overlying a first face of the microelectronic element, the flexible substrate having conductive traces provided thereon. The assembly also desirably includes a plurality of conductive elements extending between the contacts of the microelectronic element and the conductive traces for spacing the flexible substrate from the microelectronic element and for electrically interconnecting the microelectronic element and the conductive traces. The conductive elements may be elongated, conductive posts. The conductive traces preferably have inner ends connected with the conductive elements and outer ends that extend beyond an outer perimeter of the microelectronic element. The outer ends of the conductive traces are desirably movable relative to the contacts of the microelectronic element. The assembly may also include an encapsulant material disposed between the microelectronic element and the flexible substrate.
In another preferred embodiment of the present invention, a microelectronic assembly desirably includes a circuitized substrate having metallized vias extending from a first surface of the substrate toward a second surface of the substrate. The assembly may also include a microelectronic package having conductive posts projecting therefrom, the conductive posts being at least partially inserted into openings of the metallized vias for electrically interconnecting the microelectronic package and the substrate. The microelectronic package may include a microelectronic element having faces and contacts, a flexible substrate spaced from and overlying a first face of the microelectronic element, and a plurality of support elements extending between the microelectronic element and the flexible substrate for spacing the flexible substrate from the microelectronic element. The conductive posts are preferably electrically interconnected with the contacts of the microelectronic element and are provided on a region of the flexible substrate that is located outside a perimeter of the microelectronic element. The conductive posts are desirably movable relative to the contacts of the microelectronic element.
Assemblies in accordance with preferred embodiments of the present invention facilitate testing of microelectronic elements and packages having non-planar contacts and interfaces, and avoids the need for specialized, expensive test equipment. In preferred methods according to this aspect of the present invention, movement of the bases of the conductive posts contribute to movement of the tips of the posts, allowing the tips to engage opposing contact pads even where the contact pads themselves are not coplanar with one another.
As noted above, conductive traces may be provided on a flexible substrate for electrically interconnecting at least some of the first conductive posts with at least some of the second conductive posts. These traces may be very short; the length of each trace desirably is equal to the offset distance between a first conductive post and a second conductive post. In preferred forms, this arrangement can prove low-impedance conductive paths between the posts and the microelectronic element, suitable for high-frequency signal transmission.
In another preferred embodiment of the present invention, a microelectronic assembly includes a bare chip or wafer having contacts on a front face thereof. The bare chip or wafer is juxtaposed with a flexible substrate having conductive posts on a top surface thereof and conductive terminals on a bottom surface thereof. At least some of the conductive posts are not aligned with some of the conductive terminals. The conductive posts are preferably interconnected with the conductive terminals. During assembly, the tip ends of the conductive post are abutted against the contacts of the chip or wafer for electrically interconnecting the chip or wafer with the conductive terminals on the flexible substrate. An encapsulant may be provided between the chip/wafer and the flexible substrate. Conductive elements such as solder balls may be provided in contact with the conductive terminals. The misalignment of the conductive terminals with the conductive posts provides compliancy to the package and enables the conductive terminals to move relative to the chip/wafer. In certain preferred embodiments, the conductive posts have an outer layer of gold that is pressed directly against the chip contacts. In other preferred embodiments, the electrical interconnection between the conductive posts and the contacts is formed using an anisotropic conductive film or an anisotropic conductive paste, whereby the conductive particles are disposed between the conductive posts and the contacts. In another preferred embodiment of the present invention, the encapsulant for holding the chip/wafer and the flexible substrate together includes a non-conductive film or paste.
These and other preferred embodiments of the present invention will be described in more detail below.
Referring to
The microelectronic package 100 also includes conductive support elements 110 such as solder balls in substantial alignment and electrically interconnected with contacts 106. As best seen in
The package also includes a flexible dielectric substrate 114, such as a polyimide or other polymeric sheet, including a top surface 116 and a bottom surface 118 remote therefrom. Although the thickness of the dielectric substrate will vary with the application, the dielectric substrate most typically is about 10 μm-100 μm thick. The flexible sheet 114 has conductive traces 120 thereon. In the particular embodiment illustrated in
Electrically conductive posts or pillars 126 project from the top surface 116 of flexible substrate 114. Each post 126 is connected to the post end 124 of one of the traces 120. In the particular embodiment of
The dielectric sheet 114, traces 120 and posts 126 can be fabricated by a process such as that disclosed in co-pending, commonly assigned U.S. Provisional Patent Application Ser. No. 60/508,970, the disclosure of which is incorporated by reference herein. As disclosed in greater detail in the '970 Application, a metallic plate is etched or otherwise treated to form numerous metallic posts projecting from the plate. A dielectric layer is applied to this plate so that the posts project through the dielectric layer. An inner or side of the dielectric layer faces toward the metallic plate, whereas the outer side of the dielectric layer faces towards the tips of the posts. The dielectric layer may be fabricated by coating a dielectric such as polyimide onto the plate around the posts or, more typically, by forcibly engaging the posts with the dielectric sheet so that the posts penetrate through the sheet. Once the sheet is in place, the metallic plate is etched to form individual traces on the inner side of the dielectric layer. Alternatively, conventional processes such as plating may form the traces or etching, whereas the posts may be formed using the methods disclosed in commonly assigned U.S. Pat. No. 6,177,636, the disclosure of which is hereby incorporated by reference herein. In yet another alternative, the posts may be fabricated as individual elements and assembled to the flexible sheet in any suitable manner, which connects the posts to the traces.
As best appreciated with reference to
The support end 122 of each trace 120 overlies a support element 110 and is bonded to such support element, so that each post 126 is connected to one support element. In the embodiment illustrated, where the support elements are solder balls, the bonds can be made by providing the support elements on the contacts 106 of the chip and positioning the substrate or flexible sheet 114, with the posts and traces already formed thereon, over the support elements and reflowing the solder balls by heating the assembly. In a variant of this process, the solder balls can be provided on the support ends 122 of the traces. The process steps used to connect the support ends of the traces can be essentially the same used in flip-chip solder bonding of a chip to a circuit panel.
As mentioned above, the posts 126 are offset from the support elements 110 in the x and y horizontal directions. Unless otherwise specified herein, the offset distance do (
Each post lies near the center of one zone 112 defined by four adjacent support elements 110, so that these support elements are disposed around the post. For example, support elements 110a-110d are disposed around post 126A. Each post is electrically connected by a trace and by one of these adjacent support elements to the microelectronic device 102. The offset distances from a particular post to all of the support elements adjacent to that post may be equal or unequal to one another.
In the completed unit, the upper surface 116 of the substrate or flexible sheet 114 forms an exposed surface of the package, whereas posts 126 project from this exposed surface and provide terminals for connection to external elements.
The conductive support elements 110 create electrically conductive paths between the microelectronic element 102 and the flexible substrate 114 and traces 120. The conductive support elements space the flexible substrate 114 from the contact bearing face 104 of microelectronic element 102. As further discussed below, this arrangement facilitates movement of the posts 126.
Referring to
Referring to
A significant portion of this relative displacement arises from movement of the bases 128 of the posts relative to one another and relative to microelectronic element 100. Because the posts are attached to flexible substrate 114 and are offset from the support elements 110, and because the support elements space the flexible substrate 114 from the front surface 104 of the microelectronic element, the flexible substrate can deform. Further, different portions of the substrate associated with different posts can deform independently of one another.
An idealized representation of the deformation of a single region 112 of substrate 114 is shown in
The independent displacement of the posts relative to one another allows all of the post tips 130 to contact all of the contact pads 136 on the test substrate. For example, the flexible substrate 114 in the vicinity of conductive post 126C flexes substantially more than the flexible substrate in the vicinity of conductive post 126B. In turn, the flexible substrate 114 in the vicinity of conductive post 126B flexes substantially more than the flexible substrate in the vicinity of conductive post 126A.
Because all of the post tips 130 can be engaged reliably with all of the contact pads 136, the package can be tested reliably by applying test signals, power and ground potentials through the test circuit board 138 and through the engaged posts and contact pads. Moreover, this reliable engagement is achieved with a simple test circuit board 138. For example, the contact pads 136 of the test circuit board are simple, planar pads. The test circuit board need not incorporate special features to compensate for non-planarity or complex socket configurations. The test circuit board can be made using the techniques commonly employed to form ordinary circuit boards. This materially reduces the cost of the test circuit board, and also facilitates construction of the test circuit board with traces (not shown) in a simple layout compatible with high-frequency signals. Also, the test circuit board may incorporate electronic elements such as capacitors in close proximity to the contact pads as required for certain high-frequency signal processing circuits. Here again, because the test circuit board need not incorporate special features to accommodate non-planarity, placement of such electronic elements is simplified. In some cases, it is desirable to make the test circuit board as planar as practicable so as to reduce the non-planarity of the system and thus minimize the need for pin movement. For example, where the test circuit board is highly planar a ceramic circuit board such as a polished alumina ceramic structure, only about 20 μm of pin movement will suffice.
The internal features of package 100 are also compatible with high-frequency signals. The conductive support elements, traces and posts provide low-impedance signal paths between the tips of the posts and the contacts 106 of the microelectronic element. Because each post 126 is connected to an immediately adjacent conductive support element 110, traces 120 are quite short. The low-impedance signal paths are particularly useful in high-frequency operation, as, for example, where the microelectronic element must send or receive signals at a frequency of 300 MHz or more.
After testing the microelectronic package 100 may be removed from the test circuit board 138 and permanently interconnected with another substrate such as a circuit panel 140 (
Moreover, the tips 130 of the posts 126 can move relative to the microelectronic element 102 to at least some degree during service so as to relieve stresses arising from differential thermal expansion and contraction. As discussed above in connection with the testing step, the individual posts 126 can move relative to the microelectronic element and relative to the other posts by flexure or other deformation of substrate 114. Such movement can appreciably relieve stresses in the solder bonds between the posts and the contact pads, which would otherwise occur upon differential thermal expansion or contraction of the circuit board 140 and microelectronic element 102. Moreover, the conductive support elements or solder balls 110 can deform to further relieve stresses in solder masses 144. The assembly is highly resistant to thermal cycling stresses, and hence highly reliable in service.
An underfill material (not shown) such as an epoxy or other polymeric material may be provided around the tips of the posts and around the contact pads, so as to reinforce the solder bonds. Desirably, this underfill material only partially fills the gap between the package 100 and the circuit board 140. In this arrangement, the underfill does not bond the flexible substrate 114 or the microelectronic device to the circuit board. The underfill only reinforces the posts at their joints with the contact pads. However, no reinforcement is required at the bases of the posts, inasmuch as the joint between the base of each post and the associated trace is extraordinarily resistant to fatigue failure.
The assembly is also compact. Some or all of the posts 126 and contact pads 142 are disposed in the area occupied by the microelectronic element 102, so that the area of circuit board 140 occupied by the assembly may be equal to, or only slightly larger than, the area of the microelectronic element itself, i.e., the area of the front surface 104 of the microelectronic element 100.
The foregoing discussion has referred to an individual microelectronic element. However, the package may include more than one microelectronic element or more than one substrate. Moreover, the process steps used to assemble the flexible substrate, support elements and posts to the chips may be performed while the chips are in the form of a wafer. A single large substrate may be assembled to an entire wafer, or to some portion of the wafer. The assembly may be severed so as to form individual units, each including one or more of the chips and the associated portion of the substrate. The testing operations discussed above may be performed prior to the severing step. The ability of the packages to compensate for non-planarity in a test board or in the wafer itself greatly facilitates testing of a large unit.
The substrate and traces may deform locally in regions surrounding the posts. These regions tend to deform upwardly, leaving concavities in the bottom surface of the substrate. The posts may have heads, and these heads may be lodged partially or completely within the concavities. To control deformation of the substrate, the top surface of the substrate may be abutted against a die having holes aligned with locations where posts are forced through the substrate. Such a die can also help to prevent delamination of the substrate and traces. In variants of the process, the traces may be disposed on the top or bottom surface of a single-layer substrate. The resulting post-array substrate can be assembled with a microelectronic element to form a package as discussed above, or can be used in any other microelectronic assembly where a small post array is desirable. The assembly process allows selective placement of posts. It is not essential to provide the lands and holes in the traces. Thus, posts can be placed at any location along any trace. Moreover, the posts may be formed from essentially any conductive material. Different posts may be formed from different materials. For example, posts subject to severe mechanical loading can be formed entirely or partially from hard refractory metals such as tungsten, while other posts may be formed from softer metals such as copper. Also, some or all of the posts may be formed entirely or partially from corrosion-resistant metals such as nickel, gold or platinum.
The dielectric sheet, traces and posts may be fabricated by a process such as that disclosed in co-pending, commonly assigned U.S. Provisional Patent Application Ser. No. 60/508,970, the disclosure of which is hereby incorporated by reference herein. As disclosed in greater detail in the '970 Application, a metallic plate is etched or otherwise treated to form numerous metallic posts projecting from the plate. A dielectric layer is applied to this plate so that the posts project through the dielectric layer. An inner face of the dielectric layer faces toward the metallic plate, whereas the outer face of the dielectric layer faces towards the tips of the posts. The dielectric layer may be fabricated by coating a dielectric such as polyimide onto the plate around the posts or, more typically, by forcibly engaging the posts with the dielectric sheet so that the posts penetrate through the sheet. Once the sheet is in place, the metallic plate is etched to form individual traces on the inner side of the dielectric layer. Alternatively, conventional processes such as plating may form the traces or etching, whereas the posts may be formed using the methods disclosed in commonly assigned U.S. Pat. No. 6,177,636, the disclosure of which is hereby incorporated by reference herein. In yet another alternative, the posts may be fabricated as individual elements and assembled to the flexible sheet in any suitable manner, which connects the posts to the traces.
In the completed unit, the upper surface of the substrate or flexible sheet forms an exposed surface of the package, whereas posts project from this exposed surface and provide terminals for connection to external elements.
Referring to
A significant portion of this relative displacement arises from movement of the bases 248 of the posts relative to one another and relative to test board 220. Because the posts are attached to flexible substrate 232 and are offset from the support elements 230, and because the support elements space the flexible substrate 232 from the first surface 224 of the test board, the flexible substrate 232 can deform. Further, different portions of the substrate associated with different posts can deform independently of one another. As pressure is applied by contacts 264 onto the posts 246, the support elements 230 allow region 268 of flexible substrate 232 to bend downwardly toward the test board 222, allowing the base 248 of post 246B to also move downward toward the test board. This deformation is idealized in
Referring to
Because all of the contacts 264 can be engaged reliably with all of the post tips 250, the microelectronic element 260 can be tested reliably by applying test signals, power and ground potentials through the test board 222 and through the engaged contacts and posts.
The test circuit board can be made using the techniques commonly employed to form ordinary circuit boards. The test circuit board may incorporate electronic elements such as capacitors in close proximity to the contact pads as required for certain high-frequency signal processing circuits. The internal features of the microelectronic element 260 are also compatible with high-frequency signals. The conductive support elements 230, traces 238 and posts 246 provide low-impedance signal paths between the tips 250 of the posts and the contacts 264 of the microelectronic element 260. Because each post 246 is connected to an immediately adjacent conductive support element 230, traces 238 may be quite short. The low-impedance signal paths are particularly useful in high-frequency operation, as, for example, where the microelectronic element must send or receive signals at a frequency of 300 MHz or more.
After testing, the microelectronic element 260 may be removed from the testing assembly 220 and packaged using an interposer such as a circuitized, dielectric film. The microelectronic package, such as a ball grid array package, may be connected with contact pads on a circuit panel using a conductive bonding material such as solder. The solder-bonding process may be performed using conventional equipment commonly used for surface-mounting microelectronic components. Thus, the solder masses may be provided on the terminals of the microelectronic package, and may be reflowed after engaging the terminals with the conductive pads.
Referring to
As described above in earlier embodiments, the conductive posts are free to move independently of other conductive posts so as to ensure reliable contact between each conductive post and each conductive pad on a test board. The tips of the conductive posts are able to move so as to compensate for potential differences in vertical spacing so that all of the tips can be brought into contact with all of the conductive pads simultaneously using with only a moderate vertical force applied to urge a testable package and a test board together. In this process, at least some of the tips of the conductive posts are displaced in the vertical or z direction relative to others of the post tips. Further, different portions of the flexible substrate associated with different conductive posts can deform independently of one another. In practice, the deformation of the substrate may include bending and/or stretching of the substrate so that the motion of the base may include a tilting about an axis in the x-y or horizontal plane as well as some horizontal displacement of the base, and may also include other components of motion.
The dimensions of the conductive posts can vary over a significant range, but most typically the height of each post above the surface of the dielectric substrate is about 50-300 μm. Each post has a base adjacent the dielectric substrate and a tip remote from the dielectric substrate. In certain preferred embodiments, the posts are generally frustoconical, so that the base and tip of each post are substantially circular. The bases of the posts typically are about 100-600 μm in diameter, whereas the tips typically are about 40-200 μm in diameter. The posts may be formed from any electrically conductive material, but desirably are formed from metallic materials such as copper, copper alloys, gold and combinations thereof. For example, the posts may be formed principally from copper with a layer of gold at the surfaces of the posts.
In certain preferred embodiments, the conductive traces are disposed on a bottom surface of the dielectric layer. However, in other embodiments, the conductive traces may extend on the top surface of the dielectric layer; on both the top and bottom faces or within the interior of the dielectric layer. Thus, as used in this disclosure, a statement that a first feature is disposed “on” a second feature should not be understood as requiring that the first feature lie on a surface of the second feature. The conductive traces may be formed from any electrically conductive material, but most typically are formed from copper, copper alloys, gold or combinations of these materials. The thickness of the traces will also vary with the application, but typically is about 5 μm-25 μm.
The tips of the posts may not be precisely coplanar with one another, due to factors such as non-planarity of the front surface of the microelectronic device; warpage of the dielectric substrate; and unequal heights of the posts themselves. Also, the package may be tilted slightly with respect to the circuit board. For these and other reasons, the vertical distances between the tips of the posts and the contact pads may be unequal. The independent displacement of the posts relative to one another allows all of the post tips to contact all of the contact pads on the test substrate.
Because all of the post tips can be engaged reliably with all of the contact pads, the package can be tested reliably by applying test signals, power and ground potentials through the test circuit board and through the engaged posts and contact pads. Moreover, this reliable engagement is achieved with a simple test circuit board. For example, the contact pads of the test circuit board are simple, planar pads. The test circuit board need not incorporate special features to compensate for non-planarity or complex socket configurations. The test circuit board can be made using the techniques commonly employed to form ordinary circuit boards. This materially reduces the cost of the test circuit board, and also facilitates construction of the test circuit board with traces (not shown) in a simple layout compatible with high-frequency signals. Also, the test circuit board may incorporate electronic elements such as capacitors in close proximity to the contact pads as required for certain high-frequency signal processing circuits. Here again, because the test circuit board need not incorporate special features to accommodate non-planarity, placement of such electronic elements is simplified. In some cases, it is desirable to make the test circuit board as planar as practicable so as to reduce the non-planarity of the system and thus minimize the need for pin movement. For example, where the test circuit board is highly planar a ceramic circuit board such as a polished alumina ceramic structure, only about 20 μm of pin movement will suffice.
In certain preferred embodiments of the present invention, a particle coating such as that disclosed in U.S. Pat. Nos. 4,804,132 and 5,083,697, the disclosures of which are incorporated by reference herein, may be provided on one or more electrically conductive parts of a microelectronic package for enhancing the formation of electrical interconnections between microelectronic elements and for facilitating testing of microelectronic packages. The particle coating is preferably provided over conductive parts such as conductive terminals or the tip ends of conductive posts. In one particularly preferred embodiment, the particle coating is a metallized diamond crystal coating that is selectively electroplated onto the conductive parts of a microelectronic element using standard photoresist techniques. In operation, a conductive part with the diamond crystal coating may be pressed onto an opposing contact pad for piercing the oxidation layer present at the outer surface of the contact pad. The diamond crystal coating facilitates the formation of reliable electrical interconnections through penetration of oxide layers, in addition to traditional wiping action.
As discussed above, the motion of the posts may include a tilting motion. This tilting motion causes the tip of each post to wipe across the contact pad as the tip is engaged with the contact pad. This promotes reliable electrical contact. As discussed in greater detail in the co-pending, commonly assigned application Ser. No. 10/985,126 filed Nov. 10, 2004, entitled “MICRO PIN GRID ARRAY WITH WIPING ACTION” [TESSERA 3.0-375], the disclosure of which is incorporated by reference herein, the posts may be provided with features which promote such wiping action and otherwise facilitate engagement of the posts and contacts. As disclosed in greater detail in the co-pending, commonly assigned application Ser. No. 10/985,119 filed Nov. 10, 2004, entitled “MICRO PIN GRID WITH PIN MOTION ISOLATION” [TESSERA 3.0-376], the disclosure of which is also incorporated by reference herein, the flexible substrate may be provided with features to enhance the ability of the posts to move independently of one another and which enhance the tilting and wiping action.
Referring to
Referring to
The bottom plate 416 and the top plate 420 of the mold are preferably pressed together to form an air-tight seal at the periphery thereof. As the plates are pressed together, the conductive masses 418 are planarized so that the top surfaces of the conductive masses lie in a common plane and are the same height above the top surface of the chip 410. In addition, the tips of the conductive posts 408 are also planarized so that the tips lie in a common plane and are all at the same vertical distance relative to the top surface of the chip 410. Although the present invention is not limited by any particular theory of operation, it is believed that the planarization of the conductive masses 418 and the conductive posts 408 will provide packages having uniform vertical heights across the horizontal width thereof. In addition, a plurality of packages may be produced, with each package having a substantially identical vertical height. As a result, microelectronic packages having the exact same vertical dimensions may be quickly and reliably produced.
After the conductive masses 418 and/or the conductive posts 408 have been compressed, a curable, flowable material such as a curable encapsulant is introduced into the cavity 424 of the mold through the inlet 422. The curable encapsulant may be clear, opaque or have optical properties anywhere along the scale between clear and opaque. For example, the encapsulant may be clear when the microelectronic element 410 is an LED or optically-sensitive chip. The curable material is preferably cured to form a cured encapsulant layer, which preferably provides stability to the package and protects the microelectronic element 410, the conductive wires 414 and the conductive masses 418.
Referring to
Referring to
Referring to
Referring to
Referring to
Referring to
Referring to
Referring to
Referring to
Referring to
Referring to
Referring to
Referring to
Referring to
Referring to
In certain preferred embodiments of the present invention, a microelectronic package, assembly or stack may include one or more features of one or more of the embodiments disclosed in U.S. application Ser. No. 10/959,465, filed Oct. 6, 2004, entitled “Formation of Circuitry With Modification of Feature Height” [TESSERA 3.0-358]; U.S. application Ser. No. 11/166,861, filed Jun. 24, 2005, entitled “Structure With Spherical Contact Pins” [TESSERA 3.0-416]; U.S. application Ser. No. 11/014,439, filed Dec. 16, 2004 [TESSERA 3.0-374], claiming priority of U.S. Provisional Application Ser. No. 60/533,210, filed Dec. 30, 2003; U.S. application Ser. No. 10/985,126, filed Nov. 10, 2004 [TESSERA 3.0-375], claiming priority of U.S. Provisional Application Ser. No. 60/533,393, filed Dec. 30, 2003; U.S. application Ser. No. 10/985,119, filed Nov. 10, 2004; [TESSERA 3.0-376], claiming priority of U.S. Provisional Application Ser. No. 60/533,437, filed Dec. 30, 2003; U.S. patent application Ser. No. 11/140,312, filed May 27, 2005 [TESSERA 3.0-415], claiming priority of U.S. Provisional Application Ser. No. 60/583,066, filed Jun. 25, 2004 and U.S. Provisional Application Ser. No. 60/621,865, filed Oct. 25, 2004; U.S. Provisional Application Ser. No. 60/662,199, filed Mar. 16, 2005 [TESSERA 3.8-429]; U.S. Patent Application Publication No. 2005/0035440 [TESSERA 3.0-307]; and U.S. Provisional Application Ser. No. 60/753,605, filed Dec. 23, 2005, entitled “MICROELECTRONIC PACKAGES AND METHODS THEREFORE”, the disclosures of which are hereby incorporated by reference herein.
Although the invention herein has been described with reference to particular embodiments, it is to be understood that these embodiments are merely illustrative of the principles and applications of the present invention. It is therefore to be understood that numerous modifications may be made to the illustrative embodiments and that other arrangements may be devised without departing from the spirit and scope of the present invention as defined by the appended claims.
This application is a divisional of U.S. application Ser. No. 13/012,949, filed on Jan. 25, 2011 now U.S. Pat. No. 8,728,865, which is a continuation of U.S. application Ser. No. 11/318,404, filed on Dec. 23, 2005 now U.S. Pat. No. 8,058,101, the disclosures of which are hereby incorporated herein by reference.
| Number | Name | Date | Kind |
|---|---|---|---|
| 3289452 | Koellner | Dec 1966 | A |
| 3358897 | Christensen | Dec 1967 | A |
| 3623649 | Keisling | Nov 1971 | A |
| 3795037 | Luttmer | Mar 1974 | A |
| 3900153 | Beerwerth et al. | Aug 1975 | A |
| 4327860 | Kirshenboin et al. | May 1982 | A |
| 4422568 | Elles et al. | Dec 1983 | A |
| 4437604 | Razon et al. | Mar 1984 | A |
| 4604644 | Beckham et al. | Aug 1986 | A |
| 4695870 | Patraw | Sep 1987 | A |
| 4716049 | Patraw | Dec 1987 | A |
| 4771930 | Gillotti et al. | Sep 1988 | A |
| 4793814 | Zifcak et al. | Dec 1988 | A |
| 4804132 | DiFrancesco | Feb 1989 | A |
| 4845354 | Gupta et al. | Jul 1989 | A |
| 4902600 | Tamagawa et al. | Feb 1990 | A |
| 4924353 | Patraw | May 1990 | A |
| 4975079 | Beaman et al. | Dec 1990 | A |
| 4982265 | Watanabe et al. | Jan 1991 | A |
| 4998885 | Beaman | Mar 1991 | A |
| 4999472 | Neinast et al. | Mar 1991 | A |
| 5067382 | Zimmerman et al. | Nov 1991 | A |
| 5083697 | Difrancesco | Jan 1992 | A |
| 5095187 | Gliga | Mar 1992 | A |
| 5138438 | Masayuki et al. | Aug 1992 | A |
| 5148265 | Khandros et al. | Sep 1992 | A |
| 5148266 | Khandros et al. | Sep 1992 | A |
| 5186381 | Kim | Feb 1993 | A |
| 5189505 | Bartelink | Feb 1993 | A |
| 5196726 | Nishiguchi et al. | Mar 1993 | A |
| 5214308 | Nishiguchi et al. | May 1993 | A |
| 5220489 | Barreto et al. | Jun 1993 | A |
| 5222014 | Lin | Jun 1993 | A |
| 5340771 | Rostoker | Aug 1994 | A |
| 5346118 | Degani et al. | Sep 1994 | A |
| 5371654 | Beaman et al. | Dec 1994 | A |
| 5397997 | Tuckerman et al. | Mar 1995 | A |
| 5438224 | Papageorge et al. | Aug 1995 | A |
| 5455390 | DiStefano et al. | Oct 1995 | A |
| 5468995 | Higgins, III | Nov 1995 | A |
| 5494667 | Uchida et al. | Feb 1996 | A |
| 5495667 | Farnworth et al. | Mar 1996 | A |
| 5518964 | DiStefano et al. | May 1996 | A |
| 5531022 | Beaman et al. | Jul 1996 | A |
| 5536909 | DiStefano et al. | Jul 1996 | A |
| 5541567 | Fogel et al. | Jul 1996 | A |
| 5571428 | Nishimura et al. | Nov 1996 | A |
| 5608265 | Kitano et al. | Mar 1997 | A |
| 5615824 | Fjelstad et al. | Apr 1997 | A |
| 5635846 | Beaman et al. | Jun 1997 | A |
| 5656550 | Tsuji et al. | Aug 1997 | A |
| 5659952 | Kovac et al. | Aug 1997 | A |
| 5679977 | Khandros et al. | Oct 1997 | A |
| 5688716 | DiStefano et al. | Nov 1997 | A |
| 5718361 | Braun et al. | Feb 1998 | A |
| 5726493 | Yamashita et al. | Mar 1998 | A |
| 5731709 | Pastore et al. | Mar 1998 | A |
| 5736780 | Murayama | Apr 1998 | A |
| 5787581 | DiStefano et al. | Aug 1998 | A |
| 5801441 | DiStefano et al. | Sep 1998 | A |
| 5802699 | Fjelstad et al. | Sep 1998 | A |
| 5811982 | Beaman et al. | Sep 1998 | A |
| 5821763 | Beaman et al. | Oct 1998 | A |
| 5831836 | Long et al. | Nov 1998 | A |
| 5839191 | Economy et al. | Nov 1998 | A |
| 5854507 | Miremadi et al. | Dec 1998 | A |
| 5898991 | Fogel et al. | May 1999 | A |
| 5912505 | Itoh et al. | Jun 1999 | A |
| 5953624 | Bando et al. | Sep 1999 | A |
| 5971253 | Gilleo et al. | Oct 1999 | A |
| 5973391 | Bischoff et al. | Oct 1999 | A |
| 5977618 | DiStefano et al. | Nov 1999 | A |
| 5980270 | Fjelstad et al. | Nov 1999 | A |
| 5989936 | Smith et al. | Nov 1999 | A |
| 5994152 | Khandros et al. | Nov 1999 | A |
| 6000126 | Pai | Dec 1999 | A |
| 6002168 | Bellaar et al. | Dec 1999 | A |
| 6032359 | Carroll | Mar 2000 | A |
| 6038136 | Weber | Mar 2000 | A |
| 6052287 | Palmer et al. | Apr 2000 | A |
| 6054337 | Solberg | Apr 2000 | A |
| 6054756 | DiStefano et al. | Apr 2000 | A |
| 6077380 | Hayes et al. | Jun 2000 | A |
| 6117694 | Smith et al. | Sep 2000 | A |
| 6121676 | Solberg | Sep 2000 | A |
| 6124546 | Hayward et al. | Sep 2000 | A |
| 6133072 | Fjelstad | Oct 2000 | A |
| 6145733 | Streckfuss et al. | Nov 2000 | A |
| 6157080 | Tamaki et al. | Dec 2000 | A |
| 6158647 | Chapman et al. | Dec 2000 | A |
| 6164523 | Fauty et al. | Dec 2000 | A |
| 6168965 | Malinovich et al. | Jan 2001 | B1 |
| 6177636 | Fjelstad | Jan 2001 | B1 |
| 6194250 | Melton et al. | Feb 2001 | B1 |
| 6194291 | DiStefano et al. | Feb 2001 | B1 |
| 6202297 | Faraci et al. | Mar 2001 | B1 |
| 6206273 | Beaman et al. | Mar 2001 | B1 |
| 6208024 | DiStefano | Mar 2001 | B1 |
| 6211572 | Fjelstad et al. | Apr 2001 | B1 |
| 6215670 | Khandros | Apr 2001 | B1 |
| 6218728 | Kimura | Apr 2001 | B1 |
| 6225688 | Kim et al. | May 2001 | B1 |
| 6258625 | Brofman et al. | Jul 2001 | B1 |
| 6260264 | Chen et al. | Jul 2001 | B1 |
| 6262482 | Shiraishi et al. | Jul 2001 | B1 |
| 6268662 | Test et al. | Jul 2001 | B1 |
| 6295729 | Beaman et al. | Oct 2001 | B1 |
| 6300780 | Beaman et al. | Oct 2001 | B1 |
| 6303997 | Lee et al. | Oct 2001 | B1 |
| 6313528 | Solberg | Nov 2001 | B1 |
| 6316838 | Ozawa et al. | Nov 2001 | B1 |
| 6332270 | Beaman et al. | Dec 2001 | B2 |
| 6334247 | Beaman et al. | Jan 2002 | B1 |
| 6358627 | Benenati et al. | Mar 2002 | B2 |
| 6362520 | DiStefano | Mar 2002 | B2 |
| 6362525 | Rahim | Mar 2002 | B1 |
| 6376769 | Chung | Apr 2002 | B1 |
| 6388333 | Taniguchi et al. | May 2002 | B1 |
| 6407448 | Chun | Jun 2002 | B2 |
| 6413850 | Ooroku et al. | Jul 2002 | B1 |
| 6439450 | Chapman et al. | Aug 2002 | B1 |
| 6458411 | Goossen et al. | Oct 2002 | B1 |
| 6476503 | Imamura et al. | Nov 2002 | B1 |
| 6476583 | McAndrews | Nov 2002 | B2 |
| 6489182 | Kwon | Dec 2002 | B2 |
| 6495914 | Sekine et al. | Dec 2002 | B1 |
| 6507104 | Ho et al. | Jan 2003 | B2 |
| 6509639 | Lin | Jan 2003 | B1 |
| 6514847 | Ohsawa et al. | Feb 2003 | B1 |
| 6515355 | Jiang et al. | Feb 2003 | B1 |
| 6522018 | Tay et al. | Feb 2003 | B1 |
| 6526655 | Beaman et al. | Mar 2003 | B2 |
| 6531784 | Shim et al. | Mar 2003 | B1 |
| 6545228 | Hashimoto | Apr 2003 | B2 |
| 6550666 | Chew et al. | Apr 2003 | B2 |
| 6555918 | Masuda et al. | Apr 2003 | B2 |
| 6560117 | Moon | May 2003 | B2 |
| 6573458 | Matsubara et al. | Jun 2003 | B1 |
| 6578754 | Tung | Jun 2003 | B1 |
| 6581283 | Sugiura et al. | Jun 2003 | B2 |
| 6624653 | Cram | Sep 2003 | B1 |
| 6630730 | Grigg | Oct 2003 | B2 |
| 6647310 | Yi et al. | Nov 2003 | B1 |
| 6684007 | Yoshimura et al. | Jan 2004 | B2 |
| 6687988 | Sugiura et al. | Feb 2004 | B1 |
| 6699730 | Kim et al. | Mar 2004 | B2 |
| 6708403 | Beaman et al. | Mar 2004 | B2 |
| 6730544 | Yang | May 2004 | B1 |
| 6734542 | Nakatani et al. | May 2004 | B2 |
| 6746894 | Yin et al. | Jun 2004 | B2 |
| 6759738 | Fallon et al. | Jul 2004 | B1 |
| 6762078 | Shin et al. | Jul 2004 | B2 |
| 6765287 | Lin | Jul 2004 | B1 |
| 6774467 | Horiuchi et al. | Aug 2004 | B2 |
| 6774473 | Shen | Aug 2004 | B1 |
| 6774494 | Arakawa | Aug 2004 | B2 |
| 6777787 | Shibata | Aug 2004 | B2 |
| 6778406 | Eldridge et al. | Aug 2004 | B2 |
| 6790757 | Chittipeddi et al. | Sep 2004 | B1 |
| 6815257 | Yoon et al. | Nov 2004 | B2 |
| 6828668 | Smith et al. | Dec 2004 | B2 |
| 6844619 | Tago | Jan 2005 | B2 |
| 6856235 | Fjelstad | Feb 2005 | B2 |
| 6867499 | Tabrizi | Mar 2005 | B1 |
| 6900530 | Tsai | May 2005 | B1 |
| 6902869 | Appelt et al. | Jun 2005 | B2 |
| 6902950 | Ma et al. | Jun 2005 | B2 |
| 6930256 | Huemoeller et al. | Aug 2005 | B1 |
| 6933608 | Fujisawa | Aug 2005 | B2 |
| 6946380 | Takahashi | Sep 2005 | B2 |
| 6962282 | Manansala | Nov 2005 | B2 |
| 6962864 | Jeng et al. | Nov 2005 | B1 |
| 6979599 | Silverbrook | Dec 2005 | B2 |
| 6987032 | Fan et al. | Jan 2006 | B1 |
| 7009297 | Chiang et al. | Mar 2006 | B1 |
| 7045884 | Standing | May 2006 | B2 |
| 7061079 | Weng et al. | Jun 2006 | B2 |
| 7061097 | Yokoi | Jun 2006 | B2 |
| 7067911 | Lin et al. | Jun 2006 | B1 |
| 7119427 | Kim | Oct 2006 | B2 |
| 7121891 | Cherian | Oct 2006 | B2 |
| 7170185 | Hogerton et al. | Jan 2007 | B1 |
| 7176506 | Beroz et al. | Feb 2007 | B2 |
| 7176559 | Ho et al. | Feb 2007 | B2 |
| 7185426 | Hiner et al. | Mar 2007 | B1 |
| 7190061 | Lee | Mar 2007 | B2 |
| 7215033 | Lee et al. | May 2007 | B2 |
| 7225538 | Eldridge et al. | Jun 2007 | B2 |
| 7227095 | Roberts et al. | Jun 2007 | B2 |
| 7229906 | Babinetz et al. | Jun 2007 | B2 |
| 7233057 | Hussa | Jun 2007 | B2 |
| 7242081 | Lee | Jul 2007 | B1 |
| 7262124 | Fujisawa | Aug 2007 | B2 |
| 7294928 | Bang et al. | Nov 2007 | B2 |
| 7323767 | James et al. | Jan 2008 | B2 |
| 7365416 | Kawabata et al. | Apr 2008 | B2 |
| 7371676 | Hembree | May 2008 | B2 |
| 7372151 | Fan et al. | May 2008 | B1 |
| 7391105 | Yeom | Jun 2008 | B2 |
| 7391121 | Otremba | Jun 2008 | B2 |
| 7416107 | Chapman et al. | Aug 2008 | B2 |
| 7456091 | Kuraya et al. | Nov 2008 | B2 |
| 7476608 | Craig et al. | Jan 2009 | B2 |
| 7476962 | Kim | Jan 2009 | B2 |
| 7485562 | Chua et al. | Feb 2009 | B2 |
| 7495342 | Beaman et al. | Feb 2009 | B2 |
| 7517733 | Camacho et al. | Apr 2009 | B2 |
| 7538565 | Beaman et al. | May 2009 | B1 |
| 7550836 | Chou et al. | Jun 2009 | B2 |
| 7576439 | Craig et al. | Aug 2009 | B2 |
| 7578422 | Lange et al. | Aug 2009 | B2 |
| 7589394 | Kawano | Sep 2009 | B2 |
| 7621436 | Mii et al. | Nov 2009 | B2 |
| 7625781 | Beer | Dec 2009 | B2 |
| 7633765 | Scanlan et al. | Dec 2009 | B1 |
| 7642133 | Wu et al. | Jan 2010 | B2 |
| 7646102 | Boon | Jan 2010 | B2 |
| 7671457 | Hiner et al. | Mar 2010 | B1 |
| 7671459 | Corisis et al. | Mar 2010 | B2 |
| 7675152 | Gerber et al. | Mar 2010 | B2 |
| 7677429 | Chapman et al. | Mar 2010 | B2 |
| 7682962 | Hembree | Mar 2010 | B2 |
| 7719122 | Tsao et al. | May 2010 | B2 |
| 7728443 | Hembree | Jun 2010 | B2 |
| 7737545 | Fjelstad et al. | Jun 2010 | B2 |
| 7750483 | Lin et al. | Jul 2010 | B1 |
| 7757385 | Hembree | Jul 2010 | B2 |
| 7777351 | Berry et al. | Aug 2010 | B1 |
| 7780064 | Wong et al. | Aug 2010 | B2 |
| 7781877 | Jiang et al. | Aug 2010 | B2 |
| 7795717 | Goller | Sep 2010 | B2 |
| 7808093 | Kagaya et al. | Oct 2010 | B2 |
| 7842541 | Rusli et al. | Nov 2010 | B1 |
| 7850087 | Hwang et al. | Dec 2010 | B2 |
| 7855462 | Boon et al. | Dec 2010 | B2 |
| 7880290 | Park | Feb 2011 | B2 |
| 7892889 | Howard et al. | Feb 2011 | B2 |
| 7902644 | Huang et al. | Mar 2011 | B2 |
| 7919846 | Hembree | Apr 2011 | B2 |
| 7928552 | Cho et al. | Apr 2011 | B1 |
| 7932170 | Huemoeller et al. | Apr 2011 | B1 |
| 7934313 | Lin et al. | May 2011 | B1 |
| 7964956 | Bet-Shliemoun | Jun 2011 | B1 |
| 7967062 | Campbell et al. | Jun 2011 | B2 |
| 7977597 | Roberts et al. | Jul 2011 | B2 |
| 8012797 | Shen et al. | Sep 2011 | B2 |
| 8020290 | Sheats | Sep 2011 | B2 |
| 8035213 | Lee et al. | Oct 2011 | B2 |
| 8039970 | Yamamori et al. | Oct 2011 | B2 |
| 8071470 | Khor et al. | Dec 2011 | B2 |
| 8084867 | Tang et al. | Dec 2011 | B2 |
| 8092734 | Jiang et al. | Jan 2012 | B2 |
| 8093697 | Haba et al. | Jan 2012 | B2 |
| 8213184 | Knickerbocker | Jul 2012 | B2 |
| 8217502 | Ko | Jul 2012 | B2 |
| 8232141 | Choi et al. | Jul 2012 | B2 |
| 8264091 | Cho et al. | Sep 2012 | B2 |
| 8278746 | Ding et al. | Oct 2012 | B2 |
| 8304900 | Jang et al. | Nov 2012 | B2 |
| 8314492 | Egawa | Nov 2012 | B2 |
| 8319338 | Berry et al. | Nov 2012 | B1 |
| 8525314 | Haba et al. | Sep 2013 | B2 |
| 8525318 | Kim et al. | Sep 2013 | B1 |
| 8659164 | Haba | Feb 2014 | B2 |
| 8680684 | Haba et al. | Mar 2014 | B2 |
| 8728865 | Haba et al. | May 2014 | B2 |
| 8878353 | Haba et al. | Nov 2014 | B2 |
| 8927337 | Haba et al. | Jan 2015 | B2 |
| 20010002607 | Sugiura et al. | Jun 2001 | A1 |
| 20010007370 | Distefano | Jul 2001 | A1 |
| 20010021541 | Akram et al. | Sep 2001 | A1 |
| 20010028114 | Hosomi | Oct 2001 | A1 |
| 20010045012 | Beaman et al. | Nov 2001 | A1 |
| 20010048151 | Chun | Dec 2001 | A1 |
| 20020014004 | Beaman et al. | Feb 2002 | A1 |
| 20020066952 | Taniguchi et al. | Jun 2002 | A1 |
| 20020117330 | Eldridge et al. | Aug 2002 | A1 |
| 20020125571 | Corisis et al. | Sep 2002 | A1 |
| 20020153602 | Tay et al. | Oct 2002 | A1 |
| 20020164838 | Moon et al. | Nov 2002 | A1 |
| 20020171152 | Miyazaki | Nov 2002 | A1 |
| 20020185735 | Sakurai et al. | Dec 2002 | A1 |
| 20030002770 | Chakravorty et al. | Jan 2003 | A1 |
| 20030006494 | Lee et al. | Jan 2003 | A1 |
| 20030048108 | Beaman et al. | Mar 2003 | A1 |
| 20030057544 | Nathan et al. | Mar 2003 | A1 |
| 20030094666 | Clayton et al. | May 2003 | A1 |
| 20030094700 | Aiba et al. | May 2003 | A1 |
| 20030106213 | Beaman et al. | Jun 2003 | A1 |
| 20030124767 | Lee et al. | Jul 2003 | A1 |
| 20030162378 | Mikami | Aug 2003 | A1 |
| 20030164540 | Lee et al. | Sep 2003 | A1 |
| 20040036164 | Koike et al. | Feb 2004 | A1 |
| 20040038447 | Corisis et al. | Feb 2004 | A1 |
| 20040075164 | Pu et al. | Apr 2004 | A1 |
| 20040090756 | Ho et al. | May 2004 | A1 |
| 20040110319 | Fukutomi et al. | Jun 2004 | A1 |
| 20040119152 | Karnezos et al. | Jun 2004 | A1 |
| 20040124518 | Karnezos | Jul 2004 | A1 |
| 20040148773 | Beaman et al. | Aug 2004 | A1 |
| 20040152292 | Babinetz et al. | Aug 2004 | A1 |
| 20040160751 | Inagaki et al. | Aug 2004 | A1 |
| 20040188499 | Nosaka | Sep 2004 | A1 |
| 20040262728 | Sterrett et al. | Dec 2004 | A1 |
| 20040262734 | Yoo | Dec 2004 | A1 |
| 20050017369 | Clayton et al. | Jan 2005 | A1 |
| 20050035440 | Mohammed | Feb 2005 | A1 |
| 20050062492 | Beaman et al. | Mar 2005 | A1 |
| 20050082664 | Funaba et al. | Apr 2005 | A1 |
| 20050095835 | Humpston et al. | May 2005 | A1 |
| 20050116326 | Haba et al. | Jun 2005 | A1 |
| 20050121764 | Mallik et al. | Jun 2005 | A1 |
| 20050133916 | Karnezos | Jun 2005 | A1 |
| 20050133932 | Pohl et al. | Jun 2005 | A1 |
| 20050140265 | Hirakata | Jun 2005 | A1 |
| 20050151235 | Yokoi | Jul 2005 | A1 |
| 20050151238 | Yamunan | Jul 2005 | A1 |
| 20050173805 | Damberg et al. | Aug 2005 | A1 |
| 20050173807 | Zhu et al. | Aug 2005 | A1 |
| 20050181544 | Haba et al. | Aug 2005 | A1 |
| 20050181655 | Haba et al. | Aug 2005 | A1 |
| 20050212109 | Cherukuri et al. | Sep 2005 | A1 |
| 20050253213 | Jiang et al. | Nov 2005 | A1 |
| 20050266672 | Jeng et al. | Dec 2005 | A1 |
| 20050285246 | Haba et al. | Dec 2005 | A1 |
| 20060118641 | Hwang et al. | Jun 2006 | A1 |
| 20060166397 | Lau et al. | Jul 2006 | A1 |
| 20060197220 | Beer | Sep 2006 | A1 |
| 20060255449 | Lee et al. | Nov 2006 | A1 |
| 20060278682 | Lange et al. | Dec 2006 | A1 |
| 20060278970 | Yano et al. | Dec 2006 | A1 |
| 20070015353 | Craig et al. | Jan 2007 | A1 |
| 20070090524 | Abbott | Apr 2007 | A1 |
| 20070148822 | Haba et al. | Jun 2007 | A1 |
| 20070181989 | Corisis et al. | Aug 2007 | A1 |
| 20070190747 | Humpston et al. | Aug 2007 | A1 |
| 20070235850 | Gerber et al. | Oct 2007 | A1 |
| 20070235856 | Haba et al. | Oct 2007 | A1 |
| 20070241437 | Kagaya et al. | Oct 2007 | A1 |
| 20070254406 | Lee | Nov 2007 | A1 |
| 20070271781 | Beaman et al. | Nov 2007 | A9 |
| 20070290325 | Wu et al. | Dec 2007 | A1 |
| 20080006942 | Park et al. | Jan 2008 | A1 |
| 20080017968 | Choi et al. | Jan 2008 | A1 |
| 20080029849 | Hedler et al. | Feb 2008 | A1 |
| 20080032519 | Murata | Feb 2008 | A1 |
| 20080047741 | Beaman et al. | Feb 2008 | A1 |
| 20080048309 | Corisis et al. | Feb 2008 | A1 |
| 20080048690 | Beaman et al. | Feb 2008 | A1 |
| 20080048691 | Beaman et al. | Feb 2008 | A1 |
| 20080048697 | Beaman et al. | Feb 2008 | A1 |
| 20080054434 | Kim | Mar 2008 | A1 |
| 20080073769 | Wu et al. | Mar 2008 | A1 |
| 20080073771 | Seo et al. | Mar 2008 | A1 |
| 20080076208 | Wu et al. | Mar 2008 | A1 |
| 20080100316 | Beaman et al. | May 2008 | A1 |
| 20080100317 | Beaman et al. | May 2008 | A1 |
| 20080100318 | Beaman et al. | May 2008 | A1 |
| 20080100324 | Beaman et al. | May 2008 | A1 |
| 20080105984 | Lee | May 2008 | A1 |
| 20080106281 | Beaman et al. | May 2008 | A1 |
| 20080106282 | Beaman et al. | May 2008 | A1 |
| 20080106283 | Beaman et al. | May 2008 | A1 |
| 20080106284 | Beaman et al. | May 2008 | A1 |
| 20080106285 | Beaman et al. | May 2008 | A1 |
| 20080106291 | Beaman et al. | May 2008 | A1 |
| 20080106872 | Beaman et al. | May 2008 | A1 |
| 20080111568 | Beaman et al. | May 2008 | A1 |
| 20080111569 | Beaman et al. | May 2008 | A1 |
| 20080111570 | Beaman et al. | May 2008 | A1 |
| 20080112144 | Beaman et al. | May 2008 | A1 |
| 20080112145 | Beaman et al. | May 2008 | A1 |
| 20080112146 | Beaman et al. | May 2008 | A1 |
| 20080112147 | Beaman et al. | May 2008 | A1 |
| 20080112148 | Beaman et al. | May 2008 | A1 |
| 20080112149 | Beaman et al. | May 2008 | A1 |
| 20080116912 | Beaman et al. | May 2008 | A1 |
| 20080116913 | Beaman et al. | May 2008 | A1 |
| 20080116914 | Beaman et al. | May 2008 | A1 |
| 20080116915 | Beaman et al. | May 2008 | A1 |
| 20080116916 | Beaman et al. | May 2008 | A1 |
| 20080117611 | Beaman et al. | May 2008 | A1 |
| 20080117612 | Beaman et al. | May 2008 | A1 |
| 20080117613 | Beaman et al. | May 2008 | A1 |
| 20080121879 | Beaman et al. | May 2008 | A1 |
| 20080123310 | Beaman et al. | May 2008 | A1 |
| 20080129319 | Beaman et al. | Jun 2008 | A1 |
| 20080129320 | Beaman et al. | Jun 2008 | A1 |
| 20080132094 | Beaman et al. | Jun 2008 | A1 |
| 20080156518 | Honer et al. | Jul 2008 | A1 |
| 20080164595 | Wu et al. | Jul 2008 | A1 |
| 20080211084 | Chow et al. | Sep 2008 | A1 |
| 20080284001 | Mori et al. | Nov 2008 | A1 |
| 20080284045 | Gerber et al. | Nov 2008 | A1 |
| 20080303132 | Mohammed et al. | Dec 2008 | A1 |
| 20080303153 | Oi et al. | Dec 2008 | A1 |
| 20080315385 | Gerber et al. | Dec 2008 | A1 |
| 20090014876 | Youn et al. | Jan 2009 | A1 |
| 20090026609 | Masuda | Jan 2009 | A1 |
| 20090032913 | Haba | Feb 2009 | A1 |
| 20090045497 | Kagaya et al. | Feb 2009 | A1 |
| 20090050994 | Ishihara et al. | Feb 2009 | A1 |
| 20090085185 | Byun et al. | Apr 2009 | A1 |
| 20090085205 | Sugizaki | Apr 2009 | A1 |
| 20090091009 | Corisis et al. | Apr 2009 | A1 |
| 20090102063 | Lee et al. | Apr 2009 | A1 |
| 20090104736 | Haba et al. | Apr 2009 | A1 |
| 20090127686 | Yang et al. | May 2009 | A1 |
| 20090128176 | Beaman et al. | May 2009 | A1 |
| 20090146301 | Shimizu et al. | Jun 2009 | A1 |
| 20090146303 | Kwon | Jun 2009 | A1 |
| 20090160065 | Haba et al. | Jun 2009 | A1 |
| 20090189288 | Beaman et al. | Jul 2009 | A1 |
| 20090206461 | Yoon | Aug 2009 | A1 |
| 20090212442 | Chow et al. | Aug 2009 | A1 |
| 20090236700 | Moriya | Sep 2009 | A1 |
| 20090236753 | Moon et al. | Sep 2009 | A1 |
| 20090256229 | Ishikawa et al. | Oct 2009 | A1 |
| 20090261466 | Pagaila et al. | Oct 2009 | A1 |
| 20090302445 | Pagaila et al. | Dec 2009 | A1 |
| 20090315579 | Beaman et al. | Dec 2009 | A1 |
| 20100003822 | Miyata et al. | Jan 2010 | A1 |
| 20100006963 | Brady | Jan 2010 | A1 |
| 20100007009 | Chang et al. | Jan 2010 | A1 |
| 20100025835 | Oh et al. | Feb 2010 | A1 |
| 20100052135 | Shim et al. | Mar 2010 | A1 |
| 20100078789 | Choi et al. | Apr 2010 | A1 |
| 20100078795 | Dekker et al. | Apr 2010 | A1 |
| 20100087035 | Yoo et al. | Apr 2010 | A1 |
| 20100090330 | Nakazato | Apr 2010 | A1 |
| 20100109138 | Cho | May 2010 | A1 |
| 20100117212 | Corisis et al. | May 2010 | A1 |
| 20100133675 | Yu et al. | Jun 2010 | A1 |
| 20100148360 | Lin et al. | Jun 2010 | A1 |
| 20100193937 | Nagamatsu et al. | Aug 2010 | A1 |
| 20100213560 | Wang et al. | Aug 2010 | A1 |
| 20100224975 | Shin et al. | Sep 2010 | A1 |
| 20100232129 | Haba et al. | Sep 2010 | A1 |
| 20100237471 | Pagaila et al. | Sep 2010 | A1 |
| 20100289142 | Shim et al. | Nov 2010 | A1 |
| 20100314748 | Hsu et al. | Dec 2010 | A1 |
| 20100327419 | Muthukumar et al. | Dec 2010 | A1 |
| 20110057308 | Choi et al. | Mar 2011 | A1 |
| 20110068453 | Cho et al. | Mar 2011 | A1 |
| 20110115081 | Osumi | May 2011 | A1 |
| 20110140259 | Cho et al. | Jun 2011 | A1 |
| 20110147911 | Kohl et al. | Jun 2011 | A1 |
| 20110220395 | Cho et al. | Sep 2011 | A1 |
| 20110223721 | Cho et al. | Sep 2011 | A1 |
| 20110237027 | Kim et al. | Sep 2011 | A1 |
| 20110241192 | Ding et al. | Oct 2011 | A1 |
| 20110241193 | Ding et al. | Oct 2011 | A1 |
| 20110272449 | Pirkle et al. | Nov 2011 | A1 |
| 20120007232 | Haba | Jan 2012 | A1 |
| 20120015481 | Kim | Jan 2012 | A1 |
| 20120018885 | Lee et al. | Jan 2012 | A1 |
| 20120025365 | Haba | Feb 2012 | A1 |
| 20120043655 | Khor et al. | Feb 2012 | A1 |
| 20120061814 | Camacho et al. | Mar 2012 | A1 |
| 20120063090 | Hsiao et al. | Mar 2012 | A1 |
| 20120080787 | Shah et al. | Apr 2012 | A1 |
| 20120086130 | Sasaki et al. | Apr 2012 | A1 |
| 20120104595 | Haba et al. | May 2012 | A1 |
| 20120119380 | Haba | May 2012 | A1 |
| 20120145442 | Gupta et al. | Jun 2012 | A1 |
| 20120146235 | Choi et al. | Jun 2012 | A1 |
| 20120184116 | Pawlikowski et al. | Jul 2012 | A1 |
| 20120280374 | Choi et al. | Nov 2012 | A1 |
| 20120280386 | Sato et al. | Nov 2012 | A1 |
| 20130049221 | Han et al. | Feb 2013 | A1 |
| 20130069222 | Camacho | Mar 2013 | A1 |
| 20130105979 | Yu et al. | May 2013 | A1 |
| 20130134588 | Yu et al. | May 2013 | A1 |
| 20140036454 | Caskey et al. | Feb 2014 | A1 |
| 20140124949 | Paek et al. | May 2014 | A1 |
| Number | Date | Country |
|---|---|---|
| 1641832 | Jul 2005 | CN |
| 1877824 | Dec 2006 | CN |
| 101449375 | Jun 2009 | CN |
| 101675516 | Mar 2010 | CN |
| 101819959 | Sep 2010 | CN |
| 102324418 | Jan 2012 | CN |
| 920058 | Jun 1999 | EP |
| 1449414 | Aug 2004 | EP |
| 2234158 | Sep 2010 | EP |
| 59189069 | Oct 1984 | JP |
| 61125062 | Jun 1986 | JP |
| 62-226307 | Oct 1987 | JP |
| 1012769 | Jan 1989 | JP |
| 64-71162 | Mar 1989 | JP |
| 06268015 | Sep 1994 | JP |
| 07-122787 | May 1995 | JP |
| 09505439 | May 1997 | JP |
| 1118364 | Jan 1999 | JP |
| 11-074295 | Mar 1999 | JP |
| 11135663 | May 1999 | JP |
| 11251350 | Sep 1999 | JP |
| 2001196407 | Jul 2001 | JP |
| 2001326236 | Nov 2001 | JP |
| 2002289769 | Oct 2002 | JP |
| 2003122611 | Apr 2003 | JP |
| 2003-174124 | Jun 2003 | JP |
| 2003307897 | Oct 2003 | JP |
| 2004281514 | Oct 2004 | JP |
| 2004327856 | Nov 2004 | JP |
| 2004343030 | Dec 2004 | JP |
| 2005011874 | Jan 2005 | JP |
| 2003377641 | Jun 2005 | JP |
| 2005142378 | Jun 2005 | JP |
| 2005175019 | Jun 2005 | JP |
| 2003426392 | Jul 2005 | JP |
| 2005183880 | Jul 2005 | JP |
| 2005183923 | Jul 2005 | JP |
| 2005203497 | Jul 2005 | JP |
| 2005302765 | Oct 2005 | JP |
| 2006186086 | Jul 2006 | JP |
| 2006344917 | Dec 2006 | JP |
| 2007123595 | May 2007 | JP |
| 2007287922 | Nov 2007 | JP |
| 2008251794 | Oct 2008 | JP |
| 2009004650 | Jan 2009 | JP |
| 2009506553 | Feb 2009 | JP |
| 2009260132 | Nov 2009 | JP |
| 2010103129 | May 2010 | JP |
| 2010206007 | Sep 2010 | JP |
| 100265563 | Sep 2000 | KR |
| 2001-0094894 | Nov 2001 | KR |
| 2001-0094894 | Nov 2001 | KR |
| 10-0393102 | Jul 2002 | KR |
| 20020058216 | Jul 2002 | KR |
| 20060064291 | Jun 2006 | KR |
| 20080020069 | Mar 2008 | KR |
| 100865125 | Oct 2008 | KR |
| 20080094251 | Oct 2008 | KR |
| 100886100 | Feb 2009 | KR |
| 20090033605 | Apr 2009 | KR |
| 20090123680 | Dec 2009 | KR |
| 20100033012 | Mar 2010 | KR |
| 20100062315 | Jun 2010 | KR |
| 101011863 | Jan 2011 | KR |
| 20150012285 | Feb 2015 | KR |
| 200810079 | Feb 2008 | TW |
| 200933760 | Aug 2009 | TW |
| 201023277 | Jun 2010 | TW |
| 0213256 | Feb 2002 | WO |
| 03045123 | May 2003 | WO |
| 2006050691 | May 2006 | WO |
| 2008065896 | Jun 2008 | WO |
| 2008120755 | Oct 2008 | WO |
| 2010041630 | Apr 2010 | WO |
| 2010101163 | Sep 2010 | WO |
| 2014107301 | Jul 2014 | WO |
| Entry |
|---|
| Neo-Manhattan Technology, A Novel HDI Manufacturing Process, “High-Density Interconnects for Advanced Flex Substrates & 3-D Package Stacking, ”IPC Flex & Chips Symposium, Tempe, AZ, Feb. 11-12, 2003. |
| North Corporation, “Processed Intra-layer Interconnection Material for PWBs [Etched Copper Bump with Copper Foil],” NMBITM, Version 2001.6, (2001). |
| Kim et al., “Application of Through Mold Via (TMV) as PoP base package”, 6 pages (2008). |
| International Search Report, PCT/US2005/039716, Apr. 5, 2006. |
| International Search Report Application No. PCT/US2011/024143, dated Sep. 14, 2011. |
| Korean Search Report KR10-2011-0041843 dated Feb. 24, 2011. |
| International Search Report and Written Opinion PCT/US2011/044342 dated May 7, 2012. |
| Bang, U.S. Appl. No. 10/656,534, filed Sep. 5, 2003. |
| International Search Report and Written Opinion for Application No. PCT/US2011/044346 dated May 11, 2012. |
| Partial International Search Report from Invitation to Pay Additional Fees for Application No. PCT/US2012/028738 dated Jun. 6, 2012. |
| Korean Office Action for Application No. 10-2011-0041843 dated Jun. 20, 2011. |
| “EE Times Asia” [online]. [Retrieved Aug. 5, 2010]. <http://www.eetasia.com/ART—8800428222—480300—nt—dec52276.HTM>, 4 pages. |
| Redistributed Chip Package (RCP) Technology, Freescale Semiconductor, 2005, 6 pages. |
| “Wafer Level Stack—WDoD”, [online]. [Retrieved Aug. 5, 2010]. <http://www.3d-plus.com/techno-wafer-level-stack-wdod.php>, 2 pages. |
| Jin, Yonggang et al., “STM 3D-IC Package and 3D eWLB Development,” STMicroelectronics Singapore/STMicroelectronics France May 21, 2010. |
| Yoon, PhD, Seung Wook, “Next Generation Wafer Level Packaging Solution for 3D integration,” May 2010, STATS ChipPAC Ltd. |
| Search Report from Korean Patent Applicatin No. 10-2010-0113271 dated Jan. 12, 2011. |
| International Search Report and Written Opinion for PCT/US2011/060551 dated Apr. 18, 2012. |
| Meiser S, “Klein Und Komplex”, Elektronik, IRL Press Limited, DE, vol. 41, No. 1, Jan. 7, 1992, pp. 72-77, XP000277326. (International Search Report for Application No. PCT/US2012/060402 dated Feb. 21, 2013 provides concise statement of relevance.). |
| Partial International Search Report for Application No. PCT/US2012/060402 dated Feb. 21, 2013. |
| International Search Report and Written Opinion for Application No. PCT/US2012/060402 dated Apr. 2, 2013. |
| Partial International Search Report for Application No. PCT/US2013/026126 dated Jun. 17, 2013. |
| International Search Report and Written Opinion for Application No. PCT/US2013/026126 dated Jul. 25, 2013. |
| Extended European Search Report for Application No. EP13162975 dated Sep. 5, 2013. |
| International Search Report and Written Opinion for Application No. PCT/US2013/052883 dated Oct. 21, 2013. |
| Japanese Office Action for Application No. 2013-509325 dated Oct. 18, 2013. |
| Office Action from U.S. Appl. No. 12/769,930 mailed May 5, 2011. |
| International Search Report and Written Opinion for Application No. PCT/US2013/053437 dated Nov. 25, 2013. |
| International Search Report and Written Opinion for Application No. PCT/US2013/041981 dated Nov. 13, 2013. |
| Office Action for Taiwan Application No. 100125521 dated Dec. 20, 2013. |
| Office Action from Taiwan for Application No. 100125522 dated Jan. 27, 2014. |
| International Search Report and Written Opinion for Application No. PCT/US2013/075672 dated Apr. 22, 2014. |
| Partial International Search Report for Application No. PCT/US2013/075672 dated Mar. 12, 2014. |
| Taiwanese Office Action for Application No. 100141695 dated Mar. 19, 2014. |
| Taiwan Office Action for Application No. 101138311 dated Jun. 27, 2014. |
| Chinese Office Action for Application No. 201180022247.8 dated Sep. 16, 2014. |
| International Search Report and Written Opinion for Application No. PCT/US2011/024143 dated Jan. 17, 2012. |
| Chinese Office Action for Application No. 201180022247.8 dated Apr. 14, 2015. |
| International Search Report and Written Opinion for Application No. PCT/US2015/011715 dated Apr. 20, 2015. |
| Japanese Office Action for Application No. 2013-520776 dated Apr. 21, 2015. |
| Korean Office Action for Application No. 2014-7025992 dated Feb. 5, 2015. |
| Taiwanese Office Action for Application No. 100140428 dated Jan. 26, 2015. |
| Number | Date | Country | |
|---|---|---|---|
| 20140213021 A1 | Jul 2014 | US |
| Number | Date | Country | |
|---|---|---|---|
| Parent | 13012949 | Jan 2011 | US |
| Child | 14242279 | US |
| Number | Date | Country | |
|---|---|---|---|
| Parent | 11318404 | Dec 2005 | US |
| Child | 13012949 | US |
