The present invention is related to microdevices and methods for packaging microdevices using gold-to-gold interconnects or other types of conductive elements in high-density contact arrays.
Microelectronic devices generally have a die (i.e., a chip) that includes integrated circuitry having a high density of very small components. In a typical process, a large number of dies are manufactured on a single wafer using many different processes that may be repeated at various stages (e.g., implanting, doping, photolithography, chemical vapor deposition, plasma vapor deposition, plating, planarizing, etching, etc.). The dies typically include an array of very small bond-pads electrically coupled to the integrated circuitry. The bond-pads are the external electrical contacts on the die through which the supply voltage, signals, etc., are transmitted to and from the integrated circuitry. The dies are then separated from one another (i.e., singulated) by dicing the wafer and backgrinding the individual dies. After the dies have been singulated, they are typically “packaged” to couple the bond-pads to a larger array of electrical terminals that can be more easily coupled to the various power supply lines, signal lines, and ground lines.
Electronic products require packaged microelectronic devices to have an extremely high density of components in very limited space. For example, the space available for memory devices, processors, displays, and other microelectronic components is quite limited in cellphones, PDAs, portable computers, storage devices, media players and many other products. As such, there is a strong drive to reduce the surface area or “footprint” of a microelectronic device on a printed circuit board, lead frame, or other type of substrate. Reducing the size of a microelectronic device is difficult because high performance microelectronic dies generally have more bond-pads that result in larger ball-grid arrays and thus larger footprints.
“Flip-chip” packages are attractive for such high performance, small microelectronic devices. These devices are referred to as “flip-chips” because they are typically manufactured on a wafer and have an active side with bond-pads that initially face upward. After completing the die, it is singulated and inverted or “flipped” such that the active side bearing the bond-pads faces downward for attachment to a substrate. The bond-pads are usually coupled to terminals, such as conductive “bumps,” that electrically and mechanically connect the die to the substrate. The bumps on the flip-chip are generally formed from solder, conductive polymers, or other materials. When the bumps are made from solder, they are reflowed to form discrete solder joints between the flip-chip component and the substrate. This leaves a small gap between the die and the substrate. To enhance the integrity of the joint between the die and the substrate, an underfill material is generally introduced into the gap. The underfill material bears some of the stress placed on the components and protects the components from moisture, chemicals, and other contaminants. The underfill material can include filler particles to increase the rigidity of the material and modify the coefficient of thermal expansion of the material.
Most flip-chip devices use a lead-tin solder that requires flux to remove oxide during assembly. Although lead-tin solders provide high yields and reliable connections, soldering generally involves potentially hazardous materials and presents other challenges. First, it is generally costly and inefficient to handle hazardous materials. Second, the temperatures of reflow processes may be above the upper limits for some of the materials used in the packages. Third, solder interconnects are relatively large compared to gold-to-gold interconnects. Many solder-based flip-chip packages accordingly require a redistribution layer on the die that redistributes the very fine pitch of the bond-pads to an array having a larger pitch to accommodate the solder interconnects.
Gold-to-gold interconnects are one alternative to solder interconnects. Gold-to-gold interconnects generally have gold stud bumps placed on the die bond-pads through a modification of the “ball bonding” process used in conventional wire-bonding. In ball bonding, the tip of the gold bond wire is melted to form a sphere, and the bonding tool presses this sphere against a bond-pad while applying mechanical force, heat and ultrasonic energy to create a metallic connection. The gold is broken just above the ball to form a gold ball or “gold stud bump” on the bond-pad. After placing the gold stud bumps on a chip, they may be flattened by mechanical pressure to provide a flat-top surface and uniform bump height (i.e., co-planarity). Gold stud bumps are relatively easy to form with conventional wire-bonding equipment, and they do not use hazardous materials that require expensive and sophisticated handling processes. Gold stud bumps can also be quite small, and are thus very useful for fine pitch arrays with a large number of very small bond-pads.
Gold stud bumps, however, have only been used in limited applications because it is challenging to use them in many types of packaged devices. For example, because gold stud bumps are quite small, they must have good co-planarity and there must be good parallelism between the die and substrate to obtain good diffusion bonding. Misalignment between the die and the substrate, or non-uniform bump heights, may cause openings in the interconnects. As a result, gold stud bumps are not used in high density arrays on laminate substrates formed from organic dielectric materials. Additionally, large arrays require more ultrasonic power and greater down forces to attach the gold stud bumps to the bond-pads, and this can damage the dies. Therefore, it would be desirable to develop a packaged device and a method for packaging devices in which gold stud bumps can be formed in large arrays on organic substrates or other types of substrates to enable gold interconnects to be used in a wider range of applications.
The following disclosure describes several embodiments of microdevices and methods for packaging microdevices. One embodiment of a packaged microdevice comprises a substrate having a mounting area, contacts in the mounting area, and external connectors electrically coupled to corresponding contacts. The microdevice also includes a die located across from the mounting area and spaced apart from the substrate by a gap. The die has an integrated circuit and pads electrically coupled to the integrated circuit. The microdevice further includes first and second conductive elements in the gap that form interconnects between the contacts of the substrate and corresponding pads of the die. The first conductive elements are electrically connected to contacts on the substrate, and the second conductive elements are electrically coupled to corresponding pads of the die. The first conductive elements are attached to the second conductive elements at corresponding interfaces such that the interconnects connect the contacts of the substrate directly to corresponding pads on the die within the gap.
In several embodiments, the first conductive elements comprise first gold bumps deposited onto the contacts of the substrate, and the second conductive elements comprise second gold bumps deposited onto the pads of the die. The interfaces can comprise ultrasonic joints or other fixed joints (e.g., welds) between corresponding first and second gold bumps. In additional embodiments, the substrate can further comprise an organic dielectric material and conductive traces electrically coupling the contacts to corresponding external connectors. In many embodiments, the pads on the die are juxtaposed to corresponding contacts on the substrate and the first gold bumps are superimposed with corresponding second gold bumps such that the interconnects couple the pads to the contacts without a redistribution structure on the die between the pads and the contacts.
In another embodiment, a packaged microelectronic device comprises a substrate having a mounting area, contacts in the mounting area, and external connectors electrically coupled to the contacts. The packaged device can further include a die located across from the mounting area and spaced apart from the substrate by a gap. The die has pads and an integrated circuit electrically coupled to the pads. The packaged device further includes gold interconnects in the gap between the substrate and the die. The individual interconnects have a first cross-sectional dimension at the contacts and a length between the contacts and the die that is greater than the cross-sectional dimension.
Another aspect of the invention is directed towards methods for packaging a microelectronic device. One embodiment of such a method includes arranging a plurality of first gold elements in a pattern corresponding to a pattern of contacts on a substrate, and attaching the first gold elements to corresponding second gold elements. The individual pairs of first and second gold elements form individual interconnects. Additionally, the first gold elements are attached to contacts of the substrate, and the second gold elements are attached to corresponding pads of a microelectronic die.
In one specific example, the first gold elements are arranged in the pattern corresponding to the pattern of contacts on the substrate by depositing first gold bumps onto the contacts of the substrate. In this embodiment, the second gold elements comprise second gold bumps, and the method further comprises depositing the second gold bumps onto the pads of the dies. The method can further comprise attaching the first gold bumps to corresponding second gold bumps after the second gold bumps have been deposited onto the pads.
In a different embodiment, the first gold elements are arranged in the pattern corresponding to the pattern of contacts on the substrate by forming first gold bumps on the contacts of the substrate. The first gold elements can be attached to corresponding second gold elements by depositing second gold bumps onto the first gold bumps, and then the method can further comprise attaching the second gold bumps to corresponding pads of the die after attaching the first gold bumps to the second gold bumps.
In an alternative embodiment, the second gold bumps are deposited onto the pads of the die before attaching the first gold bumps to the second gold bumps, and then the first gold bumps are then attached to the second gold bumps. The contacts of the substrate are attached to the first gold bumps after the first gold bumps have been attached to the second gold bumps.
Another embodiment of a method of packaging a microelectronic device comprises forming a plurality of first gold elements on contacts of a substrate, and forming a plurality of second gold elements in electrical connection with pads of a microelectronic die. The method further includes aligning the first gold elements with corresponding second gold elements, and attaching the first gold elements to the second gold elements to form electrical interconnects between the substrate and the die.
Still another embodiment of a method of packaging a microelectronic device comprises providing a substrate having an organic dielectric material, contacts arranged in an array in a mounting area, and external connectors electrically coupled to the contacts. The method further includes providing a microelectronic die having pads arranged in an array corresponding to the contact array and an integrated circuit electrically coupled to the pads. The method further includes attaching a plurality of the first gold elements to a plurality of second gold elements, attaching the first gold elements to corresponding contacts, and attaching the second gold elements to corresponding pads. The individual pairs of first and second gold elements comprise individual interconnects between the substrate and the die.
Specific details of several embodiments of the invention are described below with reference microelectronic devices with a single microelectronic die attached to a substrate. However, in other embodiments, the microelectronic devices can have two or more stacked microelectronic dies electrically coupled to a substrate. The microelectronic devices can be processors, memory devices (DRAM, SDRAM, flash, etc.), imagers, sensors, filters (SAW filters) or other types of devices that require an electrical connection between the dies and a substrate. Several details describing well-known structures or processes often associated with fabricating microelectronic dies and devices are not described herein for purposes of brevity. Also, several of the embodiments of the invention can have different configurations, components, or procedures than those described in this section. A person of ordinary skill in the art, therefore, will accordingly understand that the invention may have other embodiments with additional elements, or that the invention may have other embodiments without several of the elements and features shown and described below with reference to
The substrate 110 includes a dielectric material 111 having a die surface 112 with a mounting area 113 and an external surface 114. The substrate 110 further includes a plurality of contacts 115 in the mounting area 113, external connectors 116 at the external surface 114, and electrical traces 117 between the contacts 115 and corresponding external connectors 116. The dielectric material 111 can be an organic material, a ceramic material, or another suitable dielectric material. In many applications, the traces 117 are copper lines on layers of an organic dielectric material 111 that are laminated together.
The die 120 can be a semiconductor die or other type of microelectronic die. In many applications, the die 120 has an integrated circuit 122 and a plurality of pads 124 electrically coupled to the integrated circuit 122. The pads 124 can be external bond-pads as shown in
In the embodiment of the packaged microdevice 100 shown in
The first conductive elements 142 are electrically connected to the contacts 115 of the substrate 110, and the second conductive elements 144 are electrically coupled to corresponding pads 124 of the die 120. Individual first conductive elements 142 are attached to corresponding individual second conductive elements 144 at interfaces 146 such that individual pairs of first and second conductive elements 142 and 144 form the direct interconnects 140 in the gap 130 between the contacts 115 and corresponding pads 124. As a result, in many embodiments the multi-bump interconnects 140 electrically couple the pads 124 to the contacts 115 without constructing a redistribution layer on the die 120. The first conductive elements 142 can be gold bumps, and the second conductive elements 144 can be gold bumps formed separately from the first gold bumps 144. The first conductive elements 142 and second elements 144, moreover, can be attached at the interfaces 146 such that the interconnects 140 have a length “L” between the contacts 115 and corresponding pads 124 that is greater than a cross-sectional dimension “W” at the contacts 115 and/or the pads 124.
The packaged microdevice 100 can further include an optional resist layer 150 (shown in broken lines) on the die surface 112 of the substrate 110 with an opening (not shown) in which the contacts are located. The packaged device 100 can further include an optional casing 160 molded around the die 120 to protect the die 120 from external hazards. In several embodiments, the packaged device 100 can further include an under fill material in the gap 130 to protect the interconnects 140 when the casing 160 is molded around the die 120.
One advantage of several embodiments of the packaged device 100 is that the multi-bump interconnects 140 with two or more stacked bumps provide a standoff height between the substrate 110 and the die 120. This can compensate for non-uniformities in the height/lengths of the interconnects and/or a lack of parallelism between the die 120 and the substrate 110. The larger standoff height accordingly enables laminates and other types of non-ceramic substrates to be used with gold-to-gold interconnects or other types of small interconnects in flip-chip applications. As a result, the advantages of using a gold interconnect or other type of small, lead-free interconnect for environmental purposes can be realized in applications that use laminated substrates and/or high density arrays with high pin counts.
Another advantage of several embodiments of the packaged device 100 illustrated in
Still another advantage of several embodiments of the packaged device 100 illustrated in
The specific embodiment in which the first conductive elements 142 are attached to the second conductive elements 144 only after the first conductive elements have been deposited onto the contacts 115 and the second conductive elements 144 have been deposited onto the pads 124 is expected to provide better diffusion bonding between the first and second conductive elements 142 and 144. More specifically, the down force used to connect the conductive elements together (see
From the foregoing, it will be appreciated that specific embodiments of the invention have been described herein for purposes of illustration, but that various modifications may be made without deviating from the spirit and scope of the invention. For example, the illustrated interconnects have two separate conductive elements, but in other embodiments, the individual interconnects can have three or more conductive elements. Additionally, the flip-chip interconnects can be used between stacked dies in a stacked die arrangement. Accordingly, the invention is not limited except as by the appended claims.
Number | Name | Date | Kind |
---|---|---|---|
5128831 | Fox, III et al. | Jul 1992 | A |
5180093 | Stansbury et al. | Jan 1993 | A |
5252857 | Kane et al. | Oct 1993 | A |
5518957 | Kim | May 1996 | A |
5677566 | King et al. | Oct 1997 | A |
5851845 | Wood et al. | Dec 1998 | A |
5883426 | Tokuno et al. | Mar 1999 | A |
5891753 | Akram | Apr 1999 | A |
5898224 | Akram | Apr 1999 | A |
5925930 | Farnworth et al. | Jul 1999 | A |
5933713 | Farnworth | Aug 1999 | A |
5946553 | Wood et al. | Aug 1999 | A |
5952716 | Dibble et al. | Sep 1999 | A |
5986209 | Tandy | Nov 1999 | A |
5990566 | Farnworth et al. | Nov 1999 | A |
6004867 | Kim et al. | Dec 1999 | A |
6008070 | Farnworth | Dec 1999 | A |
6020624 | Wood et al. | Feb 2000 | A |
6020629 | Farnworth et al. | Feb 2000 | A |
6022757 | Andoh | Feb 2000 | A |
6025648 | Takahashi et al. | Feb 2000 | A |
6028365 | Akram et al. | Feb 2000 | A |
6048755 | Jiang et al. | Apr 2000 | A |
6051878 | Akram et al. | Apr 2000 | A |
6072233 | Corisis et al. | Jun 2000 | A |
6072236 | Akram et al. | Jun 2000 | A |
6081429 | Barrett | Jun 2000 | A |
6089920 | Farnworth et al. | Jul 2000 | A |
6097087 | Farnworth et al. | Aug 2000 | A |
6107122 | Wood et al. | Aug 2000 | A |
6124634 | Akram et al. | Sep 2000 | A |
6147411 | Kinsman | Nov 2000 | A |
6153924 | Kinsman | Nov 2000 | A |
6175149 | Akram | Jan 2001 | B1 |
6184465 | Corisis | Feb 2001 | B1 |
6187615 | Kim et al. | Feb 2001 | B1 |
6212767 | Tandy | Apr 2001 | B1 |
6214642 | Chen et al. | Apr 2001 | B1 |
6225689 | Moden et al. | May 2001 | B1 |
6228548 | King et al. | May 2001 | B1 |
6228687 | Akram et al. | May 2001 | B1 |
6235552 | Kwon et al. | May 2001 | B1 |
6235554 | Akram et al. | May 2001 | B1 |
6239496 | Asada | May 2001 | B1 |
6258623 | Moden et al. | Jul 2001 | B1 |
6261865 | Akram | Jul 2001 | B1 |
6281577 | Oppermann et al. | Aug 2001 | B1 |
6291894 | Farnworth et al. | Sep 2001 | B1 |
6294839 | Mess et al. | Sep 2001 | B1 |
6297547 | Akram | Oct 2001 | B1 |
6303981 | Moden | Oct 2001 | B1 |
6310390 | Moden | Oct 2001 | B1 |
6326697 | Farnworth | Dec 2001 | B1 |
6326698 | Akram | Dec 2001 | B1 |
6329222 | Corisis et al. | Dec 2001 | B1 |
6331221 | Cobbley | Dec 2001 | B1 |
6346434 | Andoh | Feb 2002 | B1 |
6382495 | Gotoh et al. | May 2002 | B2 |
6407381 | Glenn et al. | Jun 2002 | B1 |
6429528 | King et al. | Aug 2002 | B1 |
6503780 | Glenn et al. | Jan 2003 | B1 |
6548376 | Jiang | Apr 2003 | B2 |
6552910 | Moon et al. | Apr 2003 | B1 |
6560117 | Moon | May 2003 | B2 |
6570469 | Yamada et al. | May 2003 | B2 |
6576531 | Peng et al. | Jun 2003 | B2 |
6603210 | Kishimoto et al. | Aug 2003 | B2 |
6607937 | Corisis | Aug 2003 | B1 |
6622380 | Grigg | Sep 2003 | B1 |
6762075 | Kishimoto et al. | Jul 2004 | B2 |
6768190 | Yang et al. | Jul 2004 | B2 |
7187070 | Chu et al. | Mar 2007 | B2 |
20020011907 | Yamada et al. | Jan 2002 | A1 |
20020020925 | Kishimoto et al. | Feb 2002 | A1 |
20030140489 | Kishimoto et al. | Jul 2003 | A1 |
20030151471 | Yamada et al. | Aug 2003 | A1 |
20040014257 | Kim et al. | Jan 2004 | A1 |
20040173891 | Imai et al. | Sep 2004 | A1 |
20040251531 | Yang et al. | Dec 2004 | A1 |
20050082656 | Chu et al. | Apr 2005 | A1 |
20050110126 | Wu | May 2005 | A1 |
20050184377 | Takeuchi et al. | Aug 2005 | A1 |
20050199996 | Ho | Sep 2005 | A1 |
20050205982 | Kawano | Sep 2005 | A1 |
20050275084 | Kirby et al. | Dec 2005 | A1 |
20060091521 | Cady et al. | May 2006 | A1 |
20060110849 | Lee et al. | May 2006 | A1 |
20060131716 | Cady et al. | Jun 2006 | A1 |
20060192277 | RaghuRam | Aug 2006 | A1 |
20060201997 | Tung | Sep 2006 | A1 |
20060220220 | Nakagawa et al. | Oct 2006 | A1 |
20070063332 | Go et al. | Mar 2007 | A1 |
20070075415 | Osumi | Apr 2007 | A1 |
20070114653 | Shiono et al. | May 2007 | A1 |
20070152328 | Jadhav et al. | Jul 2007 | A1 |
20070158813 | Kim | Jul 2007 | A1 |
20070207569 | Greenberg et al. | Sep 2007 | A1 |
20070222055 | Jensen et al. | Sep 2007 | A1 |
20070254404 | Gerber et al. | Nov 2007 | A1 |
20080036071 | Li et al. | Feb 2008 | A1 |
20080079132 | Goodwin | Apr 2008 | A1 |
20080150123 | Li et al. | Jun 2008 | A1 |
Number | Date | Country | |
---|---|---|---|
20080048316 A1 | Feb 2008 | US |