This invention relates generally to manufacturing processes of integrated circuits, and more particularly to the methods and apparatuses for assembling dies onto interposer wafers.
Interposers are used for integrated circuit packaging, typically for routing connections between semiconductor dies and packaging components. For example, semiconductor dies typically have tightly-spaced bonding pads, which may be inconvenient for being bonded onto package substrates. Interposers are thus used to increase the pitches of the semiconductor dies. In this case, interposers each have a first side having copper posts with smaller pitches corresponding to semiconductor dies, and a second side with bonding pads having greater pitches than that of the copper posts.
Conventionally, the interposers are formed using organic materials, ceramics, and the like. Recently, interposers having silicon as the base material are being explored. Silicon interposers have the advantageous features of having the same coefficient of thermal expansion as the silicon substrates in the semiconductor dies. Therefore, smaller stresses are generated between the silicon interposers and the silicon-containing semiconductor dies. In addition, existing technologies are mature enough for forming ultra-thin silicon wafers. However, problems arise in the processing of silicon interposers when the thicknesses of the interposers are reduced to about 5 mils or less, particularly in the future-generation integrated circuits. Such interposer wafers are too thin to handle using conventional packaging techniques.
One method for the handling of ultra-thin interposer wafers is attaching glass wafers using ultra-violet (UV) tapes, and removing the glass wafers after the dies have been attached on the interposer wafers. However, the subsequent reflow process for attaching dies requires temperatures as high as 400° C., which are too high for the UV tape. Accordingly, a new method for handling ultra-thin interposer wafers is needed.
In accordance with one aspect of the present invention, a method of forming an integrated circuit structure is provided. The method includes providing an interposer wafer; mounting the interposer wafer onto a handling wafer; thinning a backside of the interposer wafer; removing the handling wafer from the interposer wafer after the step of thinning; securing the interposer wafer on a fixture; and bonding a die on the interposer wafer.
In accordance with another aspect of the present invention, a method of handling an interposer wafer includes providing an apparatus, which includes a wafer handler for handling the interposer wafer, wherein the wafer handler comprises a first robot arm for transferring the interposer wafer and a second robot arm for demounting the interposer wafer from a handling wafer; a fixture for placing the interposer wafer, wherein the fixture comprises a flat surface; and a securing device for securing the interposer wafer onto the fixture. The method further includes attaching the handling wafer onto the interposer wafer; thinning a backside of the interposer wafer; demounting the handling wafer from the interposer wafer using the second robot arm; using the first robot arm to flip the interposer wafer so that a front side of the interposer wafer faces down, and transferring the interposer wafer onto the flat surface of the fixture; using the securing device to secure the interposer wafer; and bonding dies onto the interposer wafer.
In accordance with yet another aspect of the present invention, a method of forming an integrated circuit structure includes providing an interposer wafer; mounting the interposer wafer onto a handling wafer using an ultra-violet (UV) tape; thinning a backside of the interposer wafer to expose copper posts in the interposer wafer; placing the backside of the interposer wafer on a vacuum chuck table; exposing the UV tape to UV light; removing the handling wafer from the interposer wafer; flipping and securing the interposer wafer on a fixture; and transporting the interposer wafer using the fixture.
Advantageously, the methods and apparatus provided by the present invention make the handling of ultra-thin interposer wafer possible.
For a more complete understanding of the present invention, and the advantages thereof, reference is now made to the following descriptions taken in conjunction with the accompanying drawings, in which:
The making and using of the presently preferred embodiments are discussed in detail below. It should be appreciated, however, that the present invention provides many applicable inventive concepts that can be embodied in a wide variety of specific contexts. The specific embodiments discussed are merely illustrative of specific ways to make and use the invention, and do not limit the scope of the invention.
A method for processing thin interposer wafers and a novel apparatus for performing the same are provided. The intermediate stages of performing the preferred embodiments of the present invention are illustrated. Throughout the various views and illustrative embodiments of the present invention, like reference numbers are used to designate like elements.
Referring to
In
Referring to
In
Fixture 40 provides mechanical support to interposer wafer 20, so that interposer wafer 20 can be handled even if it is thin. Fixture 40 and the attached interposer wafer 20 are treated as an integrated part in the subsequent process steps. For example, for transporting multiple interposer wafers, each of the interposer wafers is secured in one of fixtures 40, and fixtures 40 are placed in a fixture cassette for transporting.
Referring to
The functions for handling interposer wafer 20, as discussed in preceding paragraphs, are preferably integrated into an apparatus. Preferably, the apparatus includes a wafer handler for transferring interposer wafer 20. Robot arms 32 and 36 (refer to
The embodiments of the present invention have several advantageous features. With the integrated apparatus, ultra-thin interposer wafers, for example, with thicknesses of less than about 5 mils, can be formed and handled, and dies may be bonded onto the ultra-thin interposer wafers without the concern of breaking the interposer wafers during the handling and transporting processes. With the reduction in the thicknesses of interposer wafers, the thicknesses of the resulting semiconductor packages that include interposers bonded onto dies, are reduced.
Although the present invention and its advantages have been described in detail, it should be understood that various changes, substitutions and alterations can be made herein without departing from the spirit and scope of the invention as defined by the appended claims. Moreover, the scope of the present application is not intended to be limited to the particular embodiments of the process, machine, manufacture, and composition of matter, means, methods and steps described in the specification. As one of ordinary skill in the art will readily appreciate from the disclosure of the present invention, processes, machines, manufacture, compositions of matter, means, methods, or steps, presently existing or later to be developed, that perform substantially the same function or achieve substantially the same result as the corresponding embodiments described herein may be utilized according to the present invention. Accordingly, the appended claims are intended to include within their scope such processes, machines, manufacture, compositions of matter, means, methods, or steps.
Number | Name | Date | Kind |
---|---|---|---|
4811082 | Jacobs et al. | Mar 1989 | A |
4990462 | Sliwa, Jr. | Feb 1991 | A |
5075253 | Sliwa, Jr. | Dec 1991 | A |
5380681 | Hsu | Jan 1995 | A |
5481133 | Hsu | Jan 1996 | A |
6002177 | Gaynes et al. | Dec 1999 | A |
6187678 | Gaynes et al. | Feb 2001 | B1 |
6229216 | Ma et al. | May 2001 | B1 |
6236115 | Gaynes et al. | May 2001 | B1 |
6271059 | Bertin et al. | Aug 2001 | B1 |
6279815 | Correia et al. | Aug 2001 | B1 |
6355501 | Fung et al. | Mar 2002 | B1 |
6434016 | Zeng et al. | Aug 2002 | B2 |
6448661 | Kim et al. | Sep 2002 | B1 |
6461895 | Liang et al. | Oct 2002 | B1 |
6562653 | Ma et al. | May 2003 | B1 |
6570248 | Ahn et al. | May 2003 | B1 |
6600222 | Levardo | Jul 2003 | B1 |
6607938 | Kwon et al. | Aug 2003 | B2 |
6661085 | Kellar et al. | Dec 2003 | B2 |
6762076 | Kim et al. | Jul 2004 | B2 |
6790748 | Kim et al. | Sep 2004 | B2 |
6887769 | Kellar et al. | May 2005 | B2 |
6908565 | Kim et al. | Jun 2005 | B2 |
6908785 | Kim | Jun 2005 | B2 |
6924551 | Rumer et al. | Aug 2005 | B2 |
6943067 | Greenlaw | Sep 2005 | B2 |
6946384 | Kloster et al. | Sep 2005 | B2 |
6975016 | Kellar et al. | Dec 2005 | B2 |
7037804 | Kellar et al. | May 2006 | B2 |
7056807 | Kellar et al. | Jun 2006 | B2 |
7087538 | Staines et al. | Aug 2006 | B2 |
7151009 | Kim et al. | Dec 2006 | B2 |
7157787 | Kim et al. | Jan 2007 | B2 |
7215033 | Lee et al. | May 2007 | B2 |
7276799 | Lee et al. | Oct 2007 | B2 |
7279795 | Periaman et al. | Oct 2007 | B2 |
7307005 | Kobrinsky et al. | Dec 2007 | B2 |
7317256 | Williams et al. | Jan 2008 | B2 |
7320928 | Kloster et al. | Jan 2008 | B2 |
7345350 | Sinha | Mar 2008 | B2 |
7402442 | Condorelli et al. | Jul 2008 | B2 |
7402515 | Arana et al. | Jul 2008 | B2 |
7410884 | Ramanathan et al. | Aug 2008 | B2 |
7432592 | Shi et al. | Oct 2008 | B2 |
7494845 | Hwang et al. | Feb 2009 | B2 |
7528494 | Furukawa et al. | May 2009 | B2 |
7531890 | Kim | May 2009 | B2 |
7557597 | Anderson et al. | Jul 2009 | B2 |
7576435 | Chao | Aug 2009 | B2 |
7834450 | Kang | Nov 2010 | B2 |
20030166312 | Lee | Sep 2003 | A1 |
20040063268 | Noma et al. | Apr 2004 | A1 |
20040115919 | Takaoka | Jun 2004 | A1 |
20040229398 | Magerlein et al. | Nov 2004 | A1 |
20050067097 | Yamamoto et al. | Mar 2005 | A1 |
20070193772 | Pai | Aug 2007 | A1 |
Number | Date | Country | |
---|---|---|---|
20080274592 A1 | Nov 2008 | US |