Chip edge interconnect apparatus and method

Information

  • Patent Grant
  • 6611050
  • Patent Number
    6,611,050
  • Date Filed
    Thursday, March 30, 2000
    24 years ago
  • Date Issued
    Tuesday, August 26, 2003
    21 years ago
Abstract
The present invention provides a method of forming a low profile chip interconnection, and the interconnection so formed. A recessed contact area is formed at an edge of the wafer. A conductive material is deposited within the adjacent contact areas of each recess, thereby electrically connecting the two chips. The recess may have substantially perpendicular sides, or sloped sides.
Description




BACKGROUND OF THE INVENTION




1. Technical Field




The present invention relates generally to the manufacture of integrated circuits, and more particularly, to a method of forming a low profile chip-to-chip connection.




2. Related Art




Electronic devices commonly referred to as VLSI, which stands for very large scale integration, require extremely low profile chip connections to ensure the formation of a compact device in some applications. For example, smart cards contain important information, such as the balance of a person's bank account, health information, etc., in a device that is the size of a credit card. Therefore, smart cards require extremely low profile connections to combine the microprocessor, memory, controller, flash memory chip, display, etc., within such a small package. Similarly, low profile connections are required within a CCD (charge coupled device) camera focal plane because the CCD must be positioned as close as possible to the shutter to minimize distortions. Other applications for low profile connections include such devices as other large-field radiation detectors in which numerous chips are combined within a flat array, and mixed substrate systems, such as SOI (silicon-on-insulator) logic and SiGe RF (silicon germanium radio frequency) chips for analog front-end feeding for digital processors.




In these examples, low profile connections are extremely useful for several reasons. Primarily low profile connections are important when overall height of the chip assembly must be minimized. In addition, low profile connections allow subsequent chemical layers of the structure to be more uniformly deposited over the surface of the device, since smaller bumps or non-uniformities are produced.




Currently used techniques, such as wire bonding and surface mounting, occupy too much space for use in a compact device, such as a smart card. Accordingly, there exists a need in the industry for a chip interconnection apparatus that solves the above problems.




SUMMARY OF THE INVENTION




The present invention provides a VLSI chip interconnection apparatus, and a method of forming the same. In particular, the chip interconnection provides a recessed contact area located at the edge of each chip.




The first general aspect of the present invention provides a semiconductor chip connection structure, comprising: a recess within an edge of a first chip and an edge of a second chip, wherein each recess includes a contact area; and a connection between the contact areas of the first and second chips. This aspect provides a low profile chip connection.




The second general aspect of the present invention provides a method of forming a chip-to-chip connection, comprising the steps of: providing a semiconductor wafer, having a dicing channel therein; forming a recess within the wafer at the location of the dicing channel; separating the wafer along the dicing channel to form two chips; and forming a connection within the recess between mating chips. This aspect provides similar advantages as those associated with the first aspect.




The third general aspect of the present invention provides a device including at least two chips connected via an edge connection. This aspect provides a device, such as a smart card, or CCD camera, that utilizes the edge connection structure of the first two embodiments.




The foregoing and other features and advantages of the invention will be apparent from the following more particular description of preferred embodiments of the invention.











BRIEF DESCRIPTION OF THE DRAWINGS




The preferred embodiments of this invention will be described in detail, with reference to the following figures, wherein like designations denote like elements, and wherein:





FIG. 1

depicts a top view of a semiconductor wafer, in accordance with a preferred embodiment of the present invention;





FIG. 2

depicts a cross-sectional of the wafer of

FIG. 1

along line A—A, in accordance with a preferred embodiment of the present invention;





FIG. 3

depicts a top view of the wafer of

FIG. 2

having three Shallow Trench Isolation (STI) regions formed therein, in accordance with a first embodiment of the present invention;





FIG. 4

depicts a cross-sectional view of the wafer of

FIG. 3

along line B—B, in accordance with a first embodiment of the present invention;





FIG. 5

depicts a cross-sectional view of the wafer of

FIG. 4

having several layers thereon, in accordance with a first embodiment of the present invention;





FIGS. 6



a


depicts a cross-sectional view of the wafer of

FIG. 5

having a first opening therein, in accordance with a first embodiment of the present invention;





FIG. 6



b


depicts a cross-sectional view of the wafer of

FIG. 5

having a second opening therein, in accordance with a first embodiment of the present invention;





FIG. 7

depicts a cross-sectional view of the wafer of

FIG. 6



b


having a conductive material within the opening, in accordance with a first embodiment of the present invention;





FIG. 8

depicts a cross-sectional view of the wafer of

FIG. 7

after dicing, in accordance with a first embodiment of the present invention;





FIG. 9

depicts a cross-sectional view of the connection formed between adjacent chips, in accordance with a first embodiment of the present invention;





FIG. 10

depicts a top view of

FIG. 9

, in accordance with a first embodiment of the present invention;





FIG. 11

depicts a cross-sectional view of the wafer of

FIG. 9

having an encapsulant thereon, in accordance with a first embodiment of the present invention;





FIG. 12

depicts a cross-sectional view of a wafer having several layers thereon, in accordance with a second embodiment of the present invention;





FIG. 13

depicts a cross-sectional view of the wafer of

FIG. 12

having several layers patterned and selectively etched therein, in accordance with a second embodiment of the present invention;





FIG. 14

depicts a cross-sectional view of the wafer of

FIG. 13

having a trench formed therein, thereby exposing a conductive layer, in accordance with a second embodiment of the present invention;





FIG. 15

depicts a cross-sectional view of the wafer of

FIG. 14

having a resist thereover, in accordance with a second embodiment of the present invention;





FIGS. 16



a


and


16




b


depict a cross-sectional view of the wafer of

FIG. 15

having the conductive layer exposed (


16




a


), abd with the addition of a conductive material (


16




b


) in accordance with a second embodiment of the present invention;





FIG. 16



c


depicts a cross-sectional view of the structure of another embodiment of the invention;





FIG. 17

depicts a cross-sectional view of the wafer of

FIG. 16



b


having a connection formed between adjacent chips, in accordance with a second embodiment of the present invention;





FIG. 18

depicts a cross-sectional view of a wafer having several layers formed thereon, in accordance with a third embodiment of the present invention;





FIG. 19

depicts a cross-sectional view of the wafer of

FIG. 18

having an opening therein, in accordance with a third embodiment of the present invention;





FIG. 20

depicts a cross-sectional view of the wafer of

FIG. 19

having a connection formed between adjacent chips, in accordance with a third embodiment of the present invention;





FIG. 21

depicts a cross-sectional view of the wafer of

FIG. 19

having a connection formed between adjacent chips, in accordance with a variation of the third embodiment of the present invention;





FIG. 22

depicts a cross-sectional view of the wafer of

FIG. 19

having a connection formed between adjacent chips, in accordance with a variation of the third embodiment of the present invention;





FIG. 23

depicts a cross-sectional view of a wafer having a trench therein, in accordance with a fourth embodiment of the present invention;





FIG. 24

depicts a cross-sectional view of the wafer of

FIG. 23

having several layers thereon, in accordance with a fourth embodiment of the present invention;





FIG. 25

depicts a cross-sectional view of the wafer of

FIG. 24

having a dielectric thereon, in accordance with a fourth embodiment of the present invention;





FIG. 26

depicts a cross-sectional view of the wafer of

FIG. 25

having solder columns thereon, in accordance with a fourth embodiment of the present invention;





FIG. 27

depicts a cross-sectional view of the wafer of

FIG. 26

after dicing, in accordance with a fourth embodiment of the present invention;





FIG. 28

depicts a cross-sectional view of the wafer of

FIG. 27

having a connection formed between adjacent chips, in accordance with a fourth embodiment of the present invention;





FIG. 29

depicts a cross-sectional view of the wafer of

FIG. 25

having solder columns thereon, in accordance with a variation of the fourth embodiment of the present invention;





FIG. 30

depicts a cross-sectional view of the wafer of

FIG. 29

having a connection formed between adjacent chips, in accordance with a variation of the fourth embodiment of the present invention;





FIG. 31

depicts a cross-sectional view of a wafer having a cavity therein, in accordance with a variation of the fourth embodiment of the present invention;





FIG. 32

depicts a cross-sectional view of the wafer of

FIG. 31

having a solder column thereon, in accordance with a variation of the fourth embodiment of the present invention;





FIG. 33

depicts a cross-sectional view of the wafer of

FIG. 32

having a connection formed between adjacent chips, in accordance with a variation of the fourth embodiment of the present invention;





FIG. 34



a


depicts a top view of several chips connected via edge connections, in accordance with a preferred embodiment of the present invention;





FIG. 34



b


depicts a top view of several chips connected via edge connections, in accordance with a preferred embodiment of the present invention; and





FIG. 35

depicts a top view of a device utilizing the chip-to-chip edge connections, in accordance with a preferred embodiment of the present invention.











DESCRIPTION OF THE PREFERRED EMBODIMENTS




Although certain preferred embodiments of the present invention will be shown and described in detail, it should be understood that various changes and modifications may be made without departing from the scope of the appended claims. The scope of the present invention will in no way be limited to the number of constituting components, the materials thereof, the shapes thereof, the relative arrangement thereof, etc., and are disclosed simply as an example of the preferred embodiment. Although the drawings are intended to illustrate the present invention, the drawings are not necessarily drawn to scale.




Referring to the drawings,

FIG. 1

shows a top view of a semiconductor wafer


10


, preferably a silicon wafer, having a plurality of dies or chips


12


formed therein. Each chip


12


of the wafer


10


is separated by a dicing channel


14


(the dicing channel being the designated location of actual dicing, which is performed during a subsequent step). The chips


12


are separated by techniques known and used in the industry, such as cutting the wafer


10


with a narrow saw blade.

FIG. 2

shows a cross-sectional view of the wafer


10


taken along line A—A of

FIG. 1

, wherein two chips


12




a


and


12




b


are separated by the dicing channel


14


.




In a first embodiment, during front-end-of-line (FEOL) processing, a plurality of shallow trench isolation (STI) regions


18


are formed on the wafer


10


, in this example three STI regions


18


are formed as shown in FIG.


3


. In particular, each STI region


18


is preferably formed by first depositing a layer of photoresist (not shown) over the surface of the wafer


10


, exposing the photoresist, and etching the wafer


10


. The trench


17


formed by the etch is then filled with a dielectric material, such as an oxide, to form the STI region


18


shown in

FIG. 4

, wherein

FIG. 4

is a cross-sectional view of the wafer


10


taken along line B—B. To ensure a uniform surface for subsequent process steps, the wafer


10


is then planarized using a conventional planarizing process, such as a chemical-mechanical polishing (CMP) process.




Each STI region


18


is preferably formed having a first dimension D


1


of approximately 100 μm, and a second dimension D


2


of approximately 200-275 microns (refer to FIG.


3


). Although it is desirable to minimize the dimensions D


1


, D


2


, as much as possible to reduce the overall size of the device, minimum dimensions D


1


, D


2


are required in the subsequent structure for the containment of the conductive material which forms the connection between adjacent chips (described in more detail infra). Each STI region


18


is preferably centered over the dicing channel


14


.




A dielectric layer


20


is formed over the surface of the wafer


10


, using known techniques, as shown in FIG.


5


. The dielectric layer


20


is preferably composed of an oxide, and has a thickness of approximately 1 μm. A conductive layer


22


is formed over the dielectric layer


20


using well known techniques, such as plasma-enhanced chemical vapor deposition (PECVD) and/or plating. The conductive layer


22


is preferably composed of a metal, such as copper, however, the conductive layer


22


may be other comparable materials, such as aluminum, tungsten, etc. The conductive layer


22


preferably has a thickness of approximately 1 μm, and is typically the only conductive layer that extends to the contact because it serves as the wiring between the edge connection terminal being formed and the internal chip circuitry. However, for some applications additional intermediate conductive layers may be used in which other wiring and/or contact vias are formed in the edge connection area.




A first dielectric layer


24


, preferably an oxide, is deposited over the conductive layer


22


, preferably using a chemical-vapor deposition (CVD) technique. A second dielectric layer


26


, preferably nitride, is deposited over the first dielectric layer


24


, also using CVD techniques. A third dielectric layer


28


, preferably polyimide, is deposited over the second dielectric layer


26


using conventional spin-apply techniques. The dielectric stack


30


formed by the first, second and third dielectric layers


24


,


26


,


28


preferably has a thickness of approximately 2-4 microns. Other dielectric stacks, consisting of different materials, may also be used in other applications.




A mask (not shown), preferably patterned photoresist, is formed over the surface of the wafer


10


. A selective etch process, preferably a combination of reactive ion etch (RIE) steps, and/or in the alternative chemical etch steps, may be used to remove a portion of the dielectric stack


30


(recess or opening


32




a


in

FIG. 6



a


). A second mask and etch process forms a narrower recess or opening


32




b


in the conductive layer


22


and the dielectric layer


20


, as illustrated in

FIG. 6



b


. The etch of layer


20


should be timed so as not to penetrate the dielectric material within the STI region


18


. Note that the dielectric layer


20


can in some applications be a series of several wiring interlevel dielectric layers, and that the conductive layer


22


can be a wiring layer from any of those available during chip fabrication.




A conducive material


34


, preferably solder, is deposited within the openings


32




a


,


32




b


, and wets to the exposed regions of the conductive layer


22


, as shown in FIG.


7


. The solder is preferably deposited using solder injection molding (SIM), as known and used in the industry. The conductive material


34


may also be a solder paste, SuperSolder™ (Furukawa Electric Co. of Japan), etc. In the alternative, the conductive material


34


may be a conductive polymer metal composite (also called “PMC”).




Following the application of the conductive material


34


within the openings


32




a


,


32




b


, the wafer


10


is then diced through the dicing channel


14


, using conventional dicing techniques, thereby forming two separate chips


16




a


,


16




b


, as illustrated in FIG.


8


. For instance, diamond saw cutting, laser ablation, etc., may be used to form chips


16




a


,


16




b


. An optional dielectric layer


13




a


, preferably composed of a layer of low temperature oxide or polyimide, may be applied to one or several of the chip edges


13


of the chips


16




a


,


16




b


in the event additional chip isolation is required. Chips


16




a


and


16




b


, preferably from different wafers, are then mated or placed such that the chip edges


13


are adjacent one another. The chip assembly


15


is then exposed to a low temperature heat cycle to reflow the conductive material


34


within the openings


32




a


,


32




b


, thereby forming an interconnection or connection


36


, as illustrated in FIG.


9


. The temperatures used to reflow the conductive material


34


range from approximately 260° C. to 400° C.

FIG. 10

shows a top view of the chip assembly


15


having each of the three connections


36


formed over each of the three STI regions


18


.




In the alternative, following the etch step for opening


32




b


, as illustrated in

FIG. 6



b


, the wafer


10


may be diced before the conductive material


34


is formed in the openings


32




a


,


32




b


, thereby forming two individual chips


16




a


,


16




b


. The thin dielectric layer


13




a


may also be optionally deposited therebetween for additional isolation, as described above. Each chip


16




a


,


16




b


may be formed by cutting the chips


12




a


,


12




b


from the wafer


10


using known precision dicing techniques, e.g., using a narrow circular saw (having a width of approximately 25 μm or less), laser ablation, etc. The edges


13


of the chips


16




a


,


16




b


are then mated or placed adjacent one another. A conductive material


34


is placed within the openings


32




a


,


32




b


by any of several known methods such as solder injection molding, solder paste or screening, and then reflowed, if necessary, to form the connection


36


, as above. Conductive materials, such as PMC, are particularly useful when the solder reflow temperature is too high for the underlying components, namely, when connecting a single chip, or an array of chips, directly to a smart card. This provides either a permanent connection, similar to solder, or a temporary connection which enables functionality checks of the chips. Furthermore, these “soft” conductive pastes may be used for the connection of components having mismatched thermal coefficients of expansion, such as, the connection between a micro-processor (which requires high temperatures) and a DRAM (which requires low temperatures).




An encapsulant


38


, preferably polyimide, is formed over the surface of the chip assembly


15


and each connection


36


, such that the encapsulant


38


coats the surface of the chip assembly


15


with a relatively planar protective layer, as depicted in FIG.


11


. The encapsulant


38


is preferably deposited via spin-apply techniques, having a thickness of approximately 10-20 μm. The encapsulant


38


provides the chip assembly


15


with mechanical protection, i.e., protection against scratching, as well as acting as a moisture barrier.




In a second embodiment, the trench or recess


132


may be formed having sloped sides


133


. As shown in

FIG. 12

, a dielectric layer


120


, a conductive layer


122


, and a first and second dielectric layer


124


,


126


, are deposited over a wafer


100


having two chips


112




a


,


112




b


separated by a dicing channel


114


(the dicing channel being the designated location of actual dicing, which will be performed during a subsequent step). The dielectric layer


120


, conductive layer


122


, and first and second dielectric layers


124


,


126


, are preferably similar materials, and deposited in a similar manner as those associated with the first embodiment. Note that other dielectric stack combinations besides


124


and


126


may be used, and that the dielectric layer


126


and conductive layer


122


are representations of any chip wiring layer and interlevel dielectric layer. The wafer


100


is masked (not shown) and selectively etched, as described in the previous embodiment, to remove a portion of the first and second dielectric layers


124


,


126


, forming an opening


132




a


, which exposes a portion of the conductive layer


122


, as shown in FIG.


13


. The top side of the wafer


100


is then cut, using a shallow (2-3 mil.) angled blade to form the V-shaped recess or opening


132




b


, as shown in FIG.


14


.




A third dielectric layer


128


is deposited over the surface of the wafer


100


, as shown in FIG.


15


. The third dielectric layer


128


uniformly coats the exposed surfaces of the wafer


100


. A layer of resist


135


is applied over the third dielectric layer


128


using known deposition techniques. Because of the sloped sides


133


and sharp corners


134


, the resist


135


does not coat the structure uniformly. The layer of resist


135


is partially developed, namely at the corners


134


where the resist.


135


is the thinnest. The surface of the wafer


100


is then selectively etched to expose the third dielectric layer


128


covering the conductive layer


122


. The remainder of the layer of resist


135


is then removed using a conventional stripping process, as shown

FIG. 16



a


. As illustrated in

FIG. 16



b


, a conductive material


134


(such as the solder materials previously mentioned), is applied within the openings


132




a


,


132




b


of the wafer


100


. The wafer


100


is then diced into chips


116




a


and


116




b


. The chips


116




a


,


116




b


are then mated and connected, via a reflow process (similar to the process discussed above), to form a chip assembly


150


having a connection


136


, as illustrated in FIG.


17


.




As mentioned in the first embodiment, following the etch step, the wafer


100


may be diced at that time, thereby forming two individual chips


116




a


,


116




b


prior to the deposition of the conductive material


134


. An optional chip edge dielectric (not shown) analogous to


13




a


(

FIG. 8

) may be applied at this time if desired or needed. The edges


113


of the chips


116




a


,


116




b


may then mated or placed adjacent one another. The conductive material


134


may then placed within the openings


132




a


,


132




b


, and reflowed to form the connection


136


within the chip assembly


150


, as shown in FIG.


17


.




The angled or sloped sides


133


of the V-shaped opening


132




b


(see

FIG. 14

) may be sloped in the range of approximately 45-55 degrees. Formation of the sloped sides


133


allows the opening


132




b


to be formed deeper within the wafer


100


, which aids in producing a compact device.




In a third embodiment, edge connections


236


are formed between two chips


216




a


,


216




b


, wherein the conductive layer


222


is formed adjacent the dicing channel


214


(the dicing channel being the designated location of actual dicing, which will be performed during a subsequent step).




As depicted in

FIG. 18

, a wafer


200


contains two chips


212




a


,


212




b


separated by a dicing channel


214


. A dielectric layer


220


is deposited over the wafer


200


, as described in the first embodiment. A metal line


202


and vias


203


are formed within the dielectric layer


220


using a conventional wiring process. A conductive layer


222


is deposited over the dielectric layer


220


, contacting the vias


203


and metal line


202


. A dielectric stack


230


, comprising a first, second and third dielectric layer


224


,


226


,


228


, respectively, is deposited over the conductive layer


222


in a manner similar to that of the first embodiment. The dielectric stack


230


is masked, patterned and etched to form a shallow recess or opening


232


, as shown in

FIG. 19

, which exposes the conductive layer


222


.




The wafer


200


is then diced along the dicing channel


214


to form two chips


216




a


,


216




b


. The edges


213


of other individual chips


216




a


,


216




b


are mated, and a conductive material


234


is placed on the conductive layer


222


within the recess


232


. The conductive material


234


is reflowed to form the chip assembly


250


having a connection


236




a


therein, as depicted in FIG.


20


.




Additional techniques may be used, in conjunction with the third embodiment, to form the connection


236


. For example, after dicing the wafer


200


a wirebond ball (not shown) may be placed over the adjacent portions of the exposed conductive layer


222


within the recess


232


. The wirebond ball is then reflowed to form the connection


236




b


within the chip assembly


250


, as depicted in FIG.


21


. Similarly, controlled-column-collapse-connections (C


4


) may be formed within the recess


232


(the process described in more detail herein) producing the connection


236




c


illustrated in FIG.


22


. Furthermore, a plurality of small solder pieces (not shown) may be placed within the recess


232


and a vacuum, applied from below, pulls the solder pieces into the recess


232


. Excess solder pieces are then swept away, and the chip assembly


250


is exposed to a low temperature to reflow the solder pieces, forming a connection similar to the connection


236




a


depicted in FIG.


20


.




As mentioned in the first and second embodiments, the wafer


200


may be diced to form two individual chips


216




a


,


216




b


immediately following the etch step. An optional edge dielectric similar to


13




a


(

FIG. 8

) may be applied at this time. The edges


213


of the chips


216




a


,


216




b


may then mated or placed adjacent one another. The conductive material


234


may then be placed within the recess


232


, and reflowed (if necessary) to form the connection


236


.




In a fourth embodiment,

FIG. 23

shows a wafer


300


, having two chips


312




a


,


312




b


separated by a dicing channel


314


(the dicing channel being the designated location of actual dicing, which will be performed during a subsequent step). Using conventional masking and etching techniques, a recess or opening


319


is formed within the wafer


300


using a potassium hydroxide (KOH) etch. The opening


319


, preferably centered over the dicing channel


314


, is formed having sloped sides


333


. The opening


319


is typically etched to a depth D


3


approximately equal to the height of a standard Controlled Collapse Chip Connections (C


4


) ball, about 100-125 μm.




As shown in

FIG. 24

, a first dielectric layer


320


is deposited over the surface of the wafer


300


. A conductive layer


322


is deposited over the dielectric layer


320


using deposition techniques similar to those described in the first embodiment. An opening


332




a


is etched in the conductive layer


322


via known etching techniques, thereby forming a pair of contact surfaces


303


and


304


of the chips


312




a


and


312




b


, respectively, as shown in

FIG. 25. A

dielectric stack


330


(composed of similar materials as those described in the previous embodiments) is deposited over the conductive layer


322


, using similar techniques as were used in the first embodiment. The dielectric stack


330


is then patterned to form an opening


332




b


. The opening


332




b


is preferably approximately the same size as the widest part of the recess


319


, therefore, the mask used to form the recess


319


may also be used to form the opening


332




b


, if desired.




A pair of solder columns


334




a


and


334




b


are deposited on the contact surfaces


303


,


304


of the conductive layer


322


, as shown in FIG.


26


. The solder columns


334




a


and


334




b


are preferably deposited at a height H of approximately 100 μm, using known deposition techniques. The wafer


300


is then diced along the dicing channel


314


to form individual chips


316




a


and


316




b


, using precision dicing methods. The edges


313


of chips


316




a


and


316




b


are placed adjacent one another, as shown in FIG.


27


. The two chips


316




a


,


316




b


are then exposed to a low temperature reflow heat cycle, as known in the art, to reflow the solder columns


334




a


and


334




b


, thereby forming a chip assembly


350


having a C


4


solder connection


336


, as illustrated in FIG.


28


.




In the alternative, the solder columns


334




a


and


334




b


may be deposited on the sloped sides


333


of the recess


319


, as depicted in FIG.


29


. The wafer


300


is then diced along the dicing channel


314


. The dicing process is a precision dicing technique which involves a back side partial cut and a front side cut, using a narrow blade or laser ablation. The profiled edges


313


of the chips


316




a


,


316




b


are placed adjacent one another, and the chip assembly


350


is exposed to the low temperature reflow heating process, as mentioned above, to form the C


4


solder connection


336


within the recess


319


, as illustrated in FIG.


30


. This alternative has the advantage of minimizing the chip-to-chip spacing required for the connection


336


.




Alternatively, an asymmetric pad layout may be used, wherein the recess


319




b


is not centered over the dicing channel


314




b


, as shown in FIG.


31


. The length L of the recess


319




b


may be equal to or less than that of the centered recess


319


discussed above. A single solder column


334


may then be deposited in the recess


319




b


, as depicted in FIG.


32


. The solder column


334


may be the same size and/or volume as the solder columns


334




a


,


334




b


, or the solder column


334


may be slightly larger. In the alternative, a pair of solder columns


334




a


,


334




b


(similar to.those of

FIG. 29

) may be deposited within the recess


319




b


. The wafer


300




b


is then diced along dicing channel


314




b


to form chips


316




a


,


316




b


. The profiled edges


313


of the two chips


316




a


,


316




b


are placed adjacent one another. The solder column


334


is the reflowed to form a chip assembly


350




b


having a connection


336




b


, as illustrated in FIG.


33


. The solder connection


336




b


contacts the sloped side


333


of the chip


316




b


, thereby electrically connecting the metal contact surfaces


303


,


304


of the chips


316




a


,


316




b


. This alternative has the advantage of further minimizing the chip-to-chip spacing required for the connections


336


.




As mentioned in the previous embodiments, the wafer


300


may also be diced to form two individual chips


316




a


,


316




b


following the etch step. The edges


313


of the chips


316




a


,


316




b


may then mated or placed adjacent one another. The conductive material


334


may then be placed within the recess


332


, and reflowed to form the chip assembly


350


having the connection


336


.




Although illustrated on one side of the chips


16




a


,


16




b


, the chip-to-chip connection process may be performed on any and/or all sides of each chip, thereby forming connections


36


,


136


,


236


,


336


between multiple chips


16




a


,


16




b


,


16




c


,


16




d


, as illustrated in

FIG. 34



a


. Likewise, the present invention is not limited to the method described above, wherein the chips are connected side to side. Rather, the present invention may be used to connect chips in many different configurations. For example, the chips may be connected overlapping one another, at 90° angles, etc. (see

FIG. 34



b


).




It should also be understood that the number of connections made between adjacent chips is shown only as an example, and is in no way intended to limit the scope of the present invention. Furthermore, connection paths may be placed along the sides of chips to “key” adjacent chips. In other words, adjacent surfaces of chips would be designated or marked thereby preventing the problems associated with chip rotations.




It should also be understood that although the present invention was described such that the two chips being connected were adjacent one another while still a part of the wafer, chips from different, non-adjacent regions of the wafer may also be attached to one another. Similarly, chips from different wafers may be attached to one another using the present invention.




The chip edge interconnection of the present invention may be incorporated into a device


400


, such as a smart card, a charge coupled device camera, an optical sensor, and a large-field radiation detector as illustrated in FIG.


35


. In particular, the device


400


includes a plurality of chips


16




a


,


16




b


,


16




c


,


16




d


, such as a NVRAM, a microprocessor, a random-access memory (RAM), input/output (I/O) circuits, etc., within a cavity


410


. The chips


16




a


,


16




b


,


16




c


,


16




d


are connected to one another by a plurality of interconnections or connections


36


,


136


,


236


, or


336


formed therebetween. The chips


16




a


,


16




b


,


16




c


,


16




d


are then electrically connected to a plurality of terminals


408


. It should also be noted that the interconnect method of the present invention allows for the combination of non-volatile memory, conventional random access memory (RAM), and a microprocessor in the same smart card package.




While this invention has been described in conjunction with the specific embodiments outlined above, it is evident that many alternatives, modifications and variations will be apparent to those skilled in the art. Accordingly, the preferred embodiments of the invention as set forth above are intended to be illustrative, not limiting. Various changes may be made without departing from the spirit and scope of the invention as defined in the following claims.



Claims
  • 1. A semiconductor chip connection structure, comprising:an opening formed by a recess within an edge of a first chip and an edge of a second chip, wherein each recess includes a conductive area and sloped sides, and wherein a dicing channel separates the first and second chips and a midpoint of the opening is offset from a midpoint of the dicing channel; and a connection between the conductive areas of the first and second chips.
  • 2. The chip connection structure of claim 1, wherein a first surface adjacent the recess of each of the fist and second chips mate such that the recess of the first chip aligns with the recess of the second chip.
  • 3. The chip connection structure of claim 1, wherein the sloped sides are sloped in the range of approximately 45 to 55 degrees.
  • 4. The chip connection structure of claim 1, wherein the conductive area comprises metal.
  • 5. The chip connection structure of claim 1, further including: a dielectric stack over the conductive area.
  • 6. The chip connection structure of claim 5, wherein the dielectric stack comprises at least one layer of one of the following materials: an oxide, nitride and/or polyimide.
  • 7. The chip connection structure of claim 1, wherein the connection is covered by an encapsulant.
  • 8. The chip connection structure of claim 7, wherein the encapsulant comprises polyimide material.
  • 9. The chip connection structure of claim 1, wherein the conductive area within the recess includes a nonconductive region and a conductive region over the non-conductive region.
  • 10. The chip connection structure of claim 1, wherein the connection is comprised of an electrically conductive material.
  • 11. The chip connection structure of claim 1, wherein a dielectric layer is formed on at least one of the edges of the first or second chips below the opening, the dielectric layer electrically isolating the edges of the first and second chips below the opening.
  • 12. The chip connection structure of claim 9, wherein the non-conductive region comprises an oxide.
  • 13. The chip connection structure of claim 9, wherein the conductive region of the conductive sloped side is selected from the group consisting of: solder, conductive paste and PMC.
  • 14. A device including at least two chips connected via an edge connection, wherein the edge connection further includes an opening formed by a recess within the edge of the at least two chips, wherein each recess includes a conductive area and sloped sides, and wherein a dicing channel separates the at least two chips and a midpoint of the opening is offset from a midpoint of the dicing channel.
  • 15. The device of claim 14, wherein the device is a low-profile electronic device.
  • 16. The device of claim 14, wherein the conductive sloped side within the recess further includes a non-conductive region and a conductive region over the non-conductive region.
US Referenced Citations (19)
Number Name Date Kind
4021838 Warwick May 1977 A
4772951 Saito Sep 1988 A
4990462 Sliwa, Jr. Feb 1991 A
5031072 Malhi et al. Jul 1991 A
5071792 VanVonno et al. Dec 1991 A
5075253 Sliwa, Jr. Dec 1991 A
5126286 Chance Jun 1992 A
5196652 Mikkelsen, Jr. et al. Mar 1993 A
5204925 Bonanni et al. Apr 1993 A
5229647 Gnadinger Jul 1993 A
5373189 Massit et al. Dec 1994 A
5401672 Kurtz et al. Mar 1995 A
5421908 Yoshida et al. Jun 1995 A
5439849 McBride et al. Aug 1995 A
5454160 Nickel Oct 1995 A
5606198 Ono et al. Feb 1997 A
5632631 Fjelstad et al. May 1997 A
5668409 Gaul Sep 1997 A
6069973 Lin et al. May 2000 A
Foreign Referenced Citations (1)
Number Date Country
19704955 Aug 1998 DE
Non-Patent Literature Citations (3)
Entry
Wolf, “Silicon Processing for the VLSI Era, vol. 2—Process Integration,” 1990, Lattice Press, vol. 2, pp. 273-275.*
Mahajan et al. Concise Encyclopedia of Semiconducting Materials & Related Technologies First Edition 1992, Permagon Press, p. 95.*
Multichip-On-Flex Plastic Encapsulated MHDI-Low Cost Substratesless Manufacturing for Microwave and Millimeterwave Modules, Cooper et al, 1996 IEEE MTT-S Digest, pp. 219-225.