Claims
- 1. A circuit board, comprising:an electrical insulating substrate; adhesive layers provided on both surfaces of the electrical insulating substrate; wirings formed on both sides of the electrical insulating substrate; and a conductor for electrically connecting the wirings on both sides of the electrical insulating substrate with each other, wherein at least part of the wirings is embedded in the adhesive layers, and a volume of one of the adhesive layers exclusive of a volume of the wiring therein is smaller than a volume of the other of the adhesive layers exclusive of a volume of the wiring therein.
- 2. The circuit board according to claim 1, wherein the conductor is in contact with a surface of each wiring, and a distance between the electrical insulating substrate and the surface of each wiring that is in contact with the conductor is substantially the same.
- 3. The circuit board according to claim 1, wherein surfaces of the wirings in contact with the conductor are embedded in the adhesive layers.
- 4. The circuit board according to claim 1, wherein the conductor is formed of a conductive paste.
- 5. The circuit board according to claim 1, wherein the electrical insulating substrate is formed of a compound of fiber and thermosetting resin.
- 6. The circuit board according to claim 1, wherein the electrical insulating substrate is formed of an organic resin film.
- 7. The circuit board according to claim 1, wherein the adhesive layers are formed of thermosetting organic resin.
- 8. A multilayer circuit board, comprising at least one circuit board according to claim 1.
Priority Claims (3)
Number |
Date |
Country |
Kind |
10-131731 |
May 1998 |
JP |
|
10-159586 |
Jun 1998 |
JP |
|
10-168143 |
Jun 1998 |
JP |
|
Parent Case Info
This application is a continuation in part of Ser. No. 09/304,714 filed May 4, 1999 U.S. Pat. No. 6,197,407.
US Referenced Citations (38)
Foreign Referenced Citations (16)
Number |
Date |
Country |
0 568 930 |
Nov 1993 |
EP |
2 134 436 |
Dec 1972 |
FR |
2-283094 |
Nov 1990 |
JP |
6-21619 |
Jan 1994 |
JP |
6-268345 |
Sep 1994 |
JP |
6-318783 |
Nov 1994 |
JP |
7-147464 |
Jun 1995 |
JP |
7 263828 |
Oct 1995 |
JP |
8-213757 |
Aug 1996 |
JP |
10 84186 |
Sep 1996 |
JP |
8-255982 |
Oct 1996 |
JP |
8-287840 |
Nov 1996 |
JP |
8-298078 |
Nov 1996 |
JP |
2601128 |
Jan 1997 |
JP |
10 13028 |
Jan 1998 |
JP |
2000-77800 |
Mar 2000 |
JP |
Non-Patent Literature Citations (2)
Entry |
N. Fukutomi et al. “Development of Fine Line Printed Wiring Technology by Plated Wiring Pattern Transfer Method” The Institute of Electronics, Information and Communication Engineers, C-II, vol J72-C-II, No. 4, pp. 243-253. |
EPO Search Report. |
Continuation in Parts (1)
|
Number |
Date |
Country |
Parent |
09/304714 |
May 1999 |
US |
Child |
09/728286 |
|
US |