Claims
- 1. A method of manufacturing a circuit board, comprising:forming adhesive layers on both surfaces of an electrical insulating substrate; forming a conductor going through the electrical insulating substrate and the adhesive layers; attaching supporting bases with wirings formed thereon to the electrical insulating substrate by pressure so that at least part of the wirings is embedded in the adhesive layers; and removing the supporting bases while leaving the wirings, wherein in the process of forming adhesive layers, a volume of one of the adhesive layers exclusive of a volume of the wiring therein is smaller than a volume of other of the adhesive layers exclusive of a volume of the wiring therein.
- 2. The method of manufacturing a circuit board according to claim 1, wherein the process of forming a conductor comprises:forming a through hole going through the electrical insulating substrate and the adhesive layer; and filling the through hole with a conductive paste.
Priority Claims (3)
Number |
Date |
Country |
Kind |
10-131731 |
May 1998 |
JP |
|
10-159586 |
Jun 1998 |
JP |
|
10-168143 |
Jun 1998 |
JP |
|
Parent Case Info
This application is a divisional of application Ser. No. 09/728,286, filed Dec. 1, 2000, now U.S. Pat. No. 6,565,954 which is a CIP of Ser. No. 09/304,714 filed May 4, 1999, now U.S. Pat. No. 6,197,407, both are incorporated herein by reference.
US Referenced Citations (38)
Foreign Referenced Citations (16)
Number |
Date |
Country |
0 568 930 |
Nov 1993 |
EP |
2 134 436 |
Dec 1972 |
FR |
2-283094 |
Nov 1990 |
JP |
6-21619 |
Jan 1994 |
JP |
6-268345 |
Sep 1994 |
JP |
6-318783 |
Nov 1994 |
JP |
7-147464 |
Jun 1995 |
JP |
7-263828 |
Oct 1995 |
JP |
8-213757 |
Aug 1996 |
JP |
10-84186 |
Sep 1996 |
JP |
8-255982 |
Oct 1996 |
JP |
8-287840 |
Nov 1996 |
JP |
8-298078 |
Nov 1996 |
JP |
2601128 |
Jan 1997 |
JP |
10-13028 |
Jan 1998 |
JP |
2000-77800 |
Mar 2000 |
JP |
Non-Patent Literature Citations (1)
Entry |
1989, N. Fukutomi et al.. “ Development of Fine Line Printed Wiring Technology by Plated Wiring Pattern Transfer Method” The Institute of Electronics, Information and Communication Engineers, C-II, vol. J72-C-II, No. 4, pp. 243-253. |
Continuation in Parts (1)
|
Number |
Date |
Country |
Parent |
09/304714 |
May 1999 |
US |
Child |
09/728286 |
|
US |