This application claims the priority benefit of Taiwan application serial no. 91100092, filed Jan. 7, 2002.
1. Field of Invention
The present invention relates to a cylindrical bonding structure and its method of manufacture. More particularly, the present invention relates to a cylindrical bonding structure for a flip chip package and a method of fabricating the cylindrical bonding structure.
2. Description of Related Art
In this information-saturated society, working with electronic products has become an integral part of our daily life. Currently, integrated circuit products are used for doing business, educating our children or providing us with games for recreation. As a result of rapid progress in electronic technologies, devices having powerfill functions and personalized designs have been developed. Moreover, most electronic products have light and compact design. Nowadays, high-density integrated circuits are frequently housed with in compact semiconductor packages such as a flip-chip package and a ball grid array (BGA) package.
In the flip-chip technique, bumps are formed on the bonding pads of a chip so that the bumps may be attached to corresponding contact points on a substrate after flip over. Compared with conventional wire bonding and tape automatic bonding (TAB) packaging techniques, a flip-chip package has the shortest signal transmission path between the chip and the substrate and hence has superior electrical properties. In addition, a flip-chip package may be designed to have its back exposed so as to increase heat dissipation rate. Due to the above reasons, flip-chip packaging techniques are widely adopted in the semiconductor fabrication industry.
Thus, to prevent shear stress from damaging the bumps 114, bumps 114 having a great height are often attached to the bonding pads 112 of the chip 110 so as to increase the distance of separation between the chip 110 and the substrate 120 as much as possible. However, increasing the overall height of the bumps 114 must be accompanied by a corresponding increase in outer diameter and volume of the bumps. Moreover, to prevent short-circuiting, pitch between neighboring bumps 114 must be increased. Ultimately, distance between neighboring bonding pads 112 on the chip 110 is hard to reduce.
In addition, pre-solder material is often applied on the junction pads 122 of the substrate 120 before the lower end of the bumps 114 are put against the pads 122. In a reflow operation, the low melting point pre-solder melts and joins the bumps 114 and the junction pads 122 together. Because an additional step of applying low melting point solder over the junction pads 122 of the substrate 120 has to be conducted, cost of fabricating the substrate 120 is increased Furthermore, to increase the distance of separation between the chip 110 and the substrate 120, high lead solder is a principle ingredient of the bumps 114. Since a high temperature treatment of the bump material to form a spherical shape bump often produces oxide material near the surface, the bumps 114 and the junction pads 122 often have poor adhesion after the solder reflow process. Poor adhesion often leads to bad electrical connections between the chip and the substrate and a low overall yield of the flip chip package.
To shorten pitch between neighboring junction pads 122, SMD technique such as the one shown in
Accordingly, one object of the present invention is to provide a cylindrical bonding structure and its method of manufacture capable of reducing the separation between neighboring bonding pads on a chip while increasing distance of separation between the chip and a substrate. Ultimately, reliability of the junctions connecting the chip and the substrate is improved and post-packaging life of the chip is extended.
A second object of this invention is to provide a cylindrical bonding structure and its method of manufacture capable of reducing the diameter of openings on a solder mask for exposing a junction pad so that distance of separation between neighboring junction pads on the substrate is reduced. Consequently, the distance of separation between neighboring bonding pads (bumps) on the chip is also reduced.
A third object of this invention is to provide a cylindrical bonding structure and its method of manufacture that requires no application of low melting point solder material on the junction pads of a substrate or the surface of bumps before conducting a reflow process. Thus, production cost of a flip-chip package is reduced.
To achieve these and other advantages and in accordance with the purpose of the invention, as embodied and broadly described herein, the invention provides a cylindrical bonding structure and its method of manufacture. A ball contact metallic layer is formed over the entire surface of a silicon wafer. A patterned mask layer is formed over the ball contact metallic layer. The mask layer has openings that correspond in position to bonding pads on the wafer and expose a portion of the underlying ball contact metallic layer. By conducting an electroplating process, for example, conductive material is deposited into the openings of the mask layer to form conductive cylinders. Through electroplating or printing, solder material is deposited into the openings of the mask layer to form a cylindrical solder cap on the upper surface of the conductive cylinders. The mask layer and the ball contact metallic layer outside the conductive cylinder are removed. The residual ball contact metallic layer, the conductive cylinder and the solder cap together form a cylindrical bonding structure. In addition, the cylindrical solder cap may undergo a reflow treatment to transform the cylindrical solder cap into a solder block attached to the upper surface of the conductive cylinder. Alternatively, the deposition of solder material into the openings may be deleted. After the formation of the conductive cylinders, the mask layer and the ball contact metallic layer outside the conductive cylinders are removed. Thereafter, a ball implant process is conducted to attach a solder ball directly onto the exposed surface of each conductive cylinder. The residual ball contact metallic contact, the conductive cylinder and the solder ball together form a cylinder bonding structure.
This invention also provides an alternative cylindrical bonding structure and its method of manufacture. A ball contact metallic layer is formed over the entire surface of a silicon wafer. A patterned first mask layer is formed over the ball contact metallic layer. The first mask layer has openings that correspond in position to bonding pads on the wafer and expose a portion of the underlying ball contact metallic layer. By conducting an electroplating process, for example, a conductive material is deposited into the openings of the mask layer to form a conductive cylinder. A patterned second mask layer is formed over the first mask layer. The second mask layer has openings that expose the upper surface of the conductive cylinders. Similarly, by conducting another electroplating operation, solder material is deposited into the openings of the mask layer to form cylindrical solder caps on the upper surface of all conductive cylinders. The first mask layer, the second mask layer, and the ball contact metallic layer outside the conductive cylinder are removed. The residual ball contact metallic layer, the conductive cylinder and the cylindrical solder cap together form a cylindrical bonding structure. In addition, the cylindrical solder cap may be designed to have an outer diameter smaller than the diameter of the opening in the solder mask. Hence, the cylindrical solder cap may pass through the solder mask opening to contact the junction pad on the substrate when the chip is flipped over the substrate.
It is to be understood that both the foregoing general description and the following detailed description are exemplary, and are intended to provide further explanation of the invention as claimed.
The accompanying drawings are included to provide a further understanding of the invention, and are incorporated in and constitute a part of this specification. The drawings illustrate embodiments of the invention and, together with the description, serve to explain the principles of the invention. In the drawings,
FIGS. 2A.about.2F are schematic cross-sectional views showing the progression of steps for producing a cylindrical bonding structure according to a first embodiment of this invention;
FIGS. 3A.about.3E are schematic cross-sectional views showing the progression of steps for producing a cylindrical bonding structure according to a second embodiment of this invention;
FIGS. 4A.about.4F are schematic cross-sectional views showing the progression of steps for producing a cylindrical bonding structure according to a third embodiment of this invention;
FIGS. 5A.about.5C are schematic cross-sectional views showing an application of the third cylindrical bonding structure according to this invention to the fabrication of a flip-chip package; and
FIGS. 6A.about.6E are cross-sectional views showing cylindrical bonding structures fabricated according to this invention with each cylindrical bonding structure having an addition transition layer between the conductive cylinder and the solder cap.
Reference will now be made in detail to the present preferred embodiments of the invention, examples of which are illustrated in the accompanying drawings. Wherever possible, the same reference numbers are used in the drawings and the description to refer to the same or like parts.
FIGS. 2A.about.2F are schematic cross-sectional views showing the progression of steps for producing a cylindrical bonding structure according to a first embodiment of this invention. As shown in
As shown in
As shown in
As shown in
As shown in
As shown in
As shown in
As shown in
According to the first embodiment, the steps involved in fabricating the cylindrical bonding structure include forming a ball contact metallic layer globally over a wafer and then forming a patterned mask layer over the ball contact metallic layer. The mask layer has an opening that surrounds a bonding pad and exposes a portion of the ball contact metallic layer. An electroplating operation is conducted to partially fill the mask opening with conductive material, thereby forming a conductive cylinder. Another electroplating operation or printing operation is conducted to fill up the remaining space of the opening, thereby forming a cylindrical solder cap on the upper surface of the conductive cylinder. Finally, the mask layer and the ball contact metallic layer outside the conductive cylinder are removed to form the cylindrical bonding structure. Furthermore, a reflow operation may also be conducted to transform the cylindrical solder cap into a solder block having a hemispherical shape attached to the upper surface of the conductive cylinder.
In summary, the method of fabricating the cylindrical bonding structure according to the first embodiment of this invention mainly involves forming a conductive cylinder over the bonding pad of a chip. The conductive cylinder serves as a conductive medium as well as a pad for cushioning up the distance between the chip and the substrate. In addition, by attaching a solder block on the upper end of the conductive cylinder, the conductive cylinder and the junction pad on the substrate are bonded together after the solder block material is partially melted in a reflow operation. Hence, at the same height level, the conductive cylinder can be designed to have an outer diameter smaller than the outer diameter of a spherical bump in a conventional design. Ultimately, the distance of separation between neighboring cylindrical bonding structures and hence the corresponding distance of separation between neighboring bonding pads on the chip can be reduced.
FIGS. 3A.about.3E are schematic cross-sectional views showing the progression of steps for producing a cylindrical bonding structure according to a second embodiment of this invention. The second embodiment differs from the first embodiment in that a solder ball is planted onto the upper surface of the conductive cylinder instead of forming the solder block (or the cylindrical solder cap). Since the initial steps as shown in FIGS. 3A.about.3C for forming the cylindrical bonding structure are identical to the ones shown in FIGS. 2A.about.2C, detailed description is omitted.
As shown in
In summary, one major aspect of both the first and the second embodiment of this invention is to form a block of solder material on top of a conductive cylinder for joining the conductive cylinder with junction pad on the substrate. The block of solder material may be shaped into a variety of forms including cylindrical, spherical or hemispherical The solder block is formed over the conductive cylinder by depositing solder material into the same opening for forming the conductive cylinder through conducting an electroplating operation or printing operation as in the first embodiment. Alternatively, a solder ball is planted on top of the conductive cylinder as in the second embodiment.
FIGS. 4A.about.4F are schematic cross-sectional views showing the progression of steps for producing a cylindrical bonding structure according to a third embodiment of this invention. One major aspect in the third embodiment that differs from the first and the second embodiment of this invention is the control of outer diameter and length of the solder block (or cylindrical solder cap) so that pitch between neighboring bonding pads on a chip can be further reduced.
As shown in
As shown in
As shown in
As shown in
As shown in
As shown in
FIGS. 5A.about.5C are schematic cross-sectional views showing an application of the third cylindrical bonding structure according to this invention to the fabrication of a flip-chip package. As shown in
As shown in
As shown in
The method of fabricating the cylindrical bonding structure according to the third embodiment includes forming a ball contact metallic layer over the surface of a wafer surface and forming a patterned first mask layer over the ball contact metallic layer. The first mask layer has openings that correspond in position to various bonding pads on the wafer and exposes a portion of the ball contact metallic layer An electroplating operation is conducted to deposit conductive material into the openings of the first mask layer to form conductive cylinders. A patterned second mask layer is formed over the first mask layer. The second mask layer has openings that expose a portion of the upper surface of the conductive cylinders. Similarly, solder material is deposited into the openings of the second mask by conducting an electroplating operation to form cylindrical solder caps over the conductive cylinders. The first mask layer, the second mask layer and the ball contact metallic layer outside the conductive cylinder are removed so that the remaining ball contact metallic layer, the conductive cylinder and the cylindrical solder cap together form a cylindrical bonding structure on the chip.
One major difference between the cylindrical bonding structure according to the third embodiment and the first two embodiments is that the cylindrical solder cap is designed to have an outer diameter smaller than opening diameter on the solder mask. Hence, the cylindrical solder cap may easily lower into the opening to contact the junction pad on the substrate. This increases the yield of fabricating a flip-chip package and reduces the diameter of the opening. Ultimately, distance of separation between neighboring junction pads on a substrate and distance of separation between neighboring bonding pads on a chip may both be reduced.
FIGS. 6A.about.6E are cross-sectional views showing cylindrical bonding structures fabricated according to this invention with each cylindrical bonding structure having an additional transition layer between the conductive cylinder and the solder cap. As shown in FIGS. 6A.about.6E, a transition layer 670 is inserted between the conductive cylinder 640 and the solder block 650 in each case. The transition layer 670 may provide different functions according to the constituent materials. Furthermore, the transition layer 670 can be a single layer or a multiple of layers. In
The transition layer 670 is fabricated after forming the conductive cylinder 640. The transition layer 670 is formed over the upper surface of the conductive cylinder 640. Thereafter, a cylindrical solder cap 650 is formed over the transition layer 670 in
In conclusion, the cylindrical bonding structure according to this invention is formed by constructing a conductive cylinder over the bonding pad of a chip and using the conductive cylinder to cushion up the distance of separation between the chip and a substrate. The solder block on the tip of the conductive cylinder is also used to join the conductive cylinder to a junction pad on the substrate. Compared with a conventional design using spherical bumps, the cylindrical bonding structure can provide a smaller contact separation. In addition, the solder block may have a variety of profiles including cylindrical, spherical or hemispherical shape. Note that when the solder block has a cylindrical shape, the length and outer diameter of the cylinder may be adjusted to fit into the opening leading to the junction pad. Consequently, outer diameter of the opening may be reduced and separation between neighboring junction pads may be reduced. In other words, separation of neighboring bonding pads on a chip may be reduced.
Because the conductive cylinder and the junction pad are connected by partially melting the solder block in a reflow process, the step of applying a low melting point solder material on the junction pads of the substrate or the surface of bumps in a conventional design can be eliminated. Hence, production cost of the flip-chip package is reduced.
Furthermore, the conventional high-temperature reflow process for shaping the bumps into a spherical shape may result in the formation of excessive oxide material on bump surface and may lead to poor bonding between the bump and the junction pad. In this invention, however, the solder block is formed on the upper surface of the conductive cylinder. A high-temperature reflow process for shaping the solder block into a spherical form is not absolutely required. Even if a spherical shape is demanded, the solder block is shaped using a low-temperature reflow process. Hence, not much oxidation occurs at the surface of the solder block material. Ultimately, a better junction structure is formed linking up the conductive cylinder and the junction pad.
It will be apparent to those skilled in the art that various modifications and variations can be made to the structure of the present invention without departing from the scope or spirit of the invention. In view of the foregoing, it is intended that the present invention cover modifications and variations of this invention provided they fall within the scope of the following claims and their equivalents.
Number | Date | Country | Kind |
---|---|---|---|
91100092 A | Jan 2002 | TW | national |
This application is a continuation of application Ser. No. 10/055,580, filed on Jan. 22, 2002, now pending.
Number | Name | Date | Kind |
---|---|---|---|
3893156 | Riseman | Jul 1975 | A |
4087314 | George | May 1978 | A |
4179802 | Joshi | Dec 1979 | A |
4631805 | Olsen et al. | Dec 1986 | A |
4652336 | Andrascek | Mar 1987 | A |
4922322 | Mathew | May 1990 | A |
5046161 | Takada | Sep 1991 | A |
5061985 | Meguro | Oct 1991 | A |
5071518 | Pan | Dec 1991 | A |
5075965 | Carey et al. | Dec 1991 | A |
5083187 | Lamson | Jan 1992 | A |
5108950 | Wakabayashi | Apr 1992 | A |
5130779 | Agarwala et al. | Jul 1992 | A |
5132775 | Brighton | Jul 1992 | A |
5134460 | Brady | Jul 1992 | A |
5137845 | Lochon | Aug 1992 | A |
5223454 | Uda | Jun 1993 | A |
5226232 | Boyd | Jul 1993 | A |
5244833 | Gansauge et al. | Sep 1993 | A |
5251806 | Agarwala et al. | Oct 1993 | A |
5261155 | Angulas | Nov 1993 | A |
5261593 | Casson et al. | Nov 1993 | A |
5268072 | Agarwala | Dec 1993 | A |
5326709 | Moon | Jul 1994 | A |
5418186 | Park | May 1995 | A |
5439162 | George et al. | Aug 1995 | A |
5448114 | Kondoh et al. | Sep 1995 | A |
5466635 | Lynch et al. | Nov 1995 | A |
5503286 | Nye, III | Apr 1996 | A |
5508561 | Tago et al. | Apr 1996 | A |
5521438 | Okamoto et al. | May 1996 | A |
5531021 | Kolman et al. | Jul 1996 | A |
5532612 | Liang | Jul 1996 | A |
5541135 | Pfeifer | Jul 1996 | A |
5554940 | Hubacher | Sep 1996 | A |
5563102 | Michael | Oct 1996 | A |
5565379 | Baba | Oct 1996 | A |
5600180 | Kusaka | Feb 1997 | A |
5631499 | Hosomi | May 1997 | A |
5641113 | Somaki et al. | Jun 1997 | A |
5641990 | Chiu | Jun 1997 | A |
5656858 | Kondo | Aug 1997 | A |
5656863 | Yasunaga | Aug 1997 | A |
5664642 | Williams | Sep 1997 | A |
5672913 | Baldwin et al. | Sep 1997 | A |
5736791 | Fujiki | Apr 1998 | A |
5740787 | Ando | Apr 1998 | A |
5756370 | Farnworth | May 1998 | A |
5767010 | Mis | Jun 1998 | A |
5773889 | Love et al. | Jun 1998 | A |
5783865 | Higashiguchi et al. | Jul 1998 | A |
5795818 | Marrs | Aug 1998 | A |
5796591 | Dalal et al. | Aug 1998 | A |
5808320 | Dennison | Sep 1998 | A |
5808360 | Akram | Sep 1998 | A |
5854513 | Kim | Dec 1998 | A |
5872404 | Lynch et al. | Feb 1999 | A |
5873512 | Bielick et al. | Feb 1999 | A |
5877078 | Yanagida | Mar 1999 | A |
5883435 | Geffken | Mar 1999 | A |
5889326 | Tanaka | Mar 1999 | A |
5892273 | Iwasaki | Apr 1999 | A |
5898222 | Farooq | Apr 1999 | A |
5903343 | Ning | May 1999 | A |
5943597 | Kleffner | Aug 1999 | A |
5946590 | Satoh | Aug 1999 | A |
5985765 | Hsiao | Nov 1999 | A |
6011314 | Leibovitz | Jan 2000 | A |
6013571 | Morrell | Jan 2000 | A |
6016013 | Baba | Jan 2000 | A |
6028363 | Lin | Feb 2000 | A |
6042953 | Yamaguchi | Mar 2000 | A |
6049130 | Hosomi et al. | Apr 2000 | A |
6075290 | Schaefer | Jun 2000 | A |
6077726 | Mistry | Jun 2000 | A |
6085968 | Swindlehurst | Jul 2000 | A |
6093964 | Saitoh | Jul 2000 | A |
6103551 | Ono et al. | Aug 2000 | A |
6127735 | Berger et al. | Oct 2000 | A |
6136047 | Karasawa | Oct 2000 | A |
6144100 | Shen | Nov 2000 | A |
6144102 | Amagai | Nov 2000 | A |
6162652 | Dass | Dec 2000 | A |
6180265 | Erickson | Jan 2001 | B1 |
6187680 | Costrini | Feb 2001 | B1 |
6194309 | Jin | Feb 2001 | B1 |
6196443 | DiGiacomo | Mar 2001 | B1 |
6197613 | Kung | Mar 2001 | B1 |
6198169 | Kobayashi | Mar 2001 | B1 |
6198619 | Fujioka | Mar 2001 | B1 |
6229220 | Saitoh | May 2001 | B1 |
6229711 | Yoneda | May 2001 | B1 |
6239983 | Shingai | May 2001 | B1 |
6250541 | Shangguan | Jun 2001 | B1 |
6251704 | Ohuchi et al. | Jun 2001 | B1 |
6271107 | Massingill | Aug 2001 | B1 |
6281105 | Cotte et al. | Aug 2001 | B1 |
6281106 | Higdon et al. | Aug 2001 | B1 |
6309954 | Lake | Oct 2001 | B1 |
6319830 | Yamaguchi | Nov 2001 | B1 |
6330967 | Milewski et al. | Dec 2001 | B1 |
6332988 | Berger, Jr. | Dec 2001 | B1 |
6336262 | Dalal et al. | Jan 2002 | B1 |
6346469 | Greer | Feb 2002 | B1 |
6350632 | Lin | Feb 2002 | B1 |
6358630 | Tsukada et al. | Mar 2002 | B1 |
6362087 | Wang | Mar 2002 | B1 |
6372622 | Tan | Apr 2002 | B1 |
6380061 | Kobayashi | Apr 2002 | B1 |
6406967 | Chung | Jun 2002 | B1 |
6413851 | Chow et al. | Jul 2002 | B1 |
6424037 | Ho et al. | Jul 2002 | B1 |
6426281 | Lin | Jul 2002 | B1 |
6426556 | Lin | Jul 2002 | B1 |
6429388 | Interrante et al. | Aug 2002 | B1 |
6429531 | Mistry | Aug 2002 | B1 |
6448171 | Wang et al. | Sep 2002 | B1 |
6452270 | Huang | Sep 2002 | B1 |
6455785 | Sakurai et al. | Sep 2002 | B1 |
6459150 | Wu et al. | Oct 2002 | B1 |
6467674 | Mihara | Oct 2002 | B1 |
6469394 | Wong et al. | Oct 2002 | B1 |
6479900 | Shinogi et al. | Nov 2002 | B1 |
6492197 | Rinne | Dec 2002 | B1 |
6492737 | Imasu et al. | Dec 2002 | B1 |
6495397 | Kubota et al. | Dec 2002 | B2 |
6501169 | Aoki | Dec 2002 | B1 |
6501185 | Chow et al. | Dec 2002 | B1 |
6511865 | Lin | Jan 2003 | B1 |
6518092 | Kikuchi | Feb 2003 | B2 |
6518096 | Chan et al. | Feb 2003 | B2 |
6518651 | Hashimoto | Feb 2003 | B2 |
6544813 | Lin | Apr 2003 | B1 |
6548891 | Mashino | Apr 2003 | B2 |
6552436 | Burnette et al. | Apr 2003 | B2 |
6573598 | Ohuchi | Jun 2003 | B2 |
6578754 | Tung | Jun 2003 | B1 |
6590287 | Ohuchi | Jul 2003 | B2 |
6592019 | Tung | Jul 2003 | B2 |
6600234 | Kuwabara | Jul 2003 | B2 |
6610591 | Jiang et al. | Aug 2003 | B1 |
6627988 | Andoh | Sep 2003 | B2 |
6638847 | Cheung et al. | Oct 2003 | B1 |
6642136 | Lee | Nov 2003 | B1 |
6653563 | Bohr | Nov 2003 | B2 |
6661100 | Anderson | Dec 2003 | B1 |
6681982 | Tung | Jan 2004 | B2 |
6683380 | Efland | Jan 2004 | B2 |
6689635 | Cobbley et al. | Feb 2004 | B1 |
6706554 | Ogura | Mar 2004 | B2 |
6707159 | Kumamoto | Mar 2004 | B1 |
6709985 | Goruganthu | Mar 2004 | B1 |
6731003 | Joshi | May 2004 | B2 |
6732908 | Furman et al. | May 2004 | B2 |
6732913 | Alvarez | May 2004 | B2 |
6762122 | Mis | Jul 2004 | B2 |
6784087 | Lee et al. | Aug 2004 | B2 |
6809020 | Sakurai | Oct 2004 | B2 |
6815324 | Huang | Nov 2004 | B2 |
6818545 | Lee | Nov 2004 | B2 |
6841872 | Ha | Jan 2005 | B1 |
6847118 | Milewski et al. | Jan 2005 | B2 |
6853076 | Datta | Feb 2005 | B2 |
6861742 | Miyamoto | Mar 2005 | B2 |
6864165 | Pogge | Mar 2005 | B1 |
6917106 | Datta | Jul 2005 | B2 |
6917119 | Lee | Jul 2005 | B2 |
6940169 | Jin | Sep 2005 | B2 |
6940178 | Kweon et al. | Sep 2005 | B2 |
6959856 | Oh | Nov 2005 | B2 |
6963136 | Shinozaki | Nov 2005 | B2 |
6977435 | Kim | Dec 2005 | B2 |
6998710 | Kobayashi | Feb 2006 | B2 |
7008867 | Lei | Mar 2006 | B2 |
7034402 | Seshan | Apr 2006 | B1 |
7071573 | Lin | Jul 2006 | B1 |
7078331 | Kwon | Jul 2006 | B2 |
7078820 | Yanagida | Jul 2006 | B2 |
7098127 | Ito | Aug 2006 | B2 |
7109118 | Cohen | Sep 2006 | B2 |
7135766 | Costa | Nov 2006 | B1 |
7196001 | Datta | Mar 2007 | B2 |
7199036 | Chan | Apr 2007 | B2 |
7208834 | Lee | Apr 2007 | B2 |
7220657 | Ihara | May 2007 | B2 |
7246432 | Tanaka | Jul 2007 | B2 |
7268421 | Lin | Sep 2007 | B1 |
7271483 | Lin | Sep 2007 | B2 |
7273803 | Cheng | Sep 2007 | B2 |
7312535 | Takewaki | Dec 2007 | B2 |
7315085 | Liu | Jan 2008 | B2 |
7323406 | Lim | Jan 2008 | B2 |
7335536 | Lange | Feb 2008 | B2 |
7338890 | Lee | Mar 2008 | B2 |
7355288 | Lee | Apr 2008 | B2 |
7456089 | Aiba | Nov 2008 | B2 |
7462942 | Tan | Dec 2008 | B2 |
7465654 | Chou | Dec 2008 | B2 |
7476564 | Chen et al. | Jan 2009 | B2 |
7479690 | Shiraishi | Jan 2009 | B2 |
7700475 | Kao et al. | Apr 2010 | B1 |
7713782 | Pendse | May 2010 | B2 |
7754598 | Lin et al. | Jul 2010 | B2 |
7781325 | Lee et al. | Aug 2010 | B2 |
7800239 | Dalal | Sep 2010 | B2 |
7846830 | Takewaki | Dec 2010 | B2 |
7863739 | Lee et al. | Jan 2011 | B2 |
7902679 | Lin et al. | Mar 2011 | B2 |
7999395 | Kao et al. | Aug 2011 | B1 |
8072070 | Lee et al. | Dec 2011 | B2 |
8158508 | Lin et al. | Apr 2012 | B2 |
8159074 | Lin et al. | Apr 2012 | B2 |
8193035 | Pendse | Jun 2012 | B2 |
8299616 | Chuang et al. | Oct 2012 | B2 |
20010026954 | Takao | Oct 2001 | A1 |
20010027007 | Hosomi et al. | Oct 2001 | A1 |
20010040290 | Sakurai | Nov 2001 | A1 |
20010042923 | Yanagida | Nov 2001 | A1 |
20010048166 | Miyazaki | Dec 2001 | A1 |
20010054771 | Wark et al. | Dec 2001 | A1 |
20020033412 | Tung | Mar 2002 | A1 |
20020033525 | Ohuchi | Mar 2002 | A1 |
20020043723 | Shimizu | Apr 2002 | A1 |
20020053466 | Kusui | May 2002 | A1 |
20020072215 | Furuya | Jun 2002 | A1 |
20020079575 | Hozoji et al. | Jun 2002 | A1 |
20020095784 | Fang | Jul 2002 | A1 |
20020100972 | Kitajima et al. | Aug 2002 | A1 |
20020121692 | Lee et al. | Sep 2002 | A1 |
20020121709 | Matsuki et al. | Sep 2002 | A1 |
20020129894 | Liu et al. | Sep 2002 | A1 |
20020149118 | Yamaguchi et al. | Oct 2002 | A1 |
20020173075 | Tie et al. | Nov 2002 | A1 |
20020180062 | Hsieh et al. | Dec 2002 | A1 |
20030006062 | Stone | Jan 2003 | A1 |
20030022477 | Hsieh et al. | Jan 2003 | A1 |
20030127734 | Lee | Jul 2003 | A1 |
20030218246 | Abe | Nov 2003 | A1 |
20030219966 | Jin et al. | Nov 2003 | A1 |
20040007779 | Arbuthnot | Jan 2004 | A1 |
20040032024 | Lee | Feb 2004 | A1 |
20050026413 | Lee | Feb 2005 | A1 |
20050032362 | Cohen | Feb 2005 | A1 |
20060019490 | Chou | Jan 2006 | A1 |
20060163729 | Lin | Jul 2006 | A1 |
20060291029 | Lin | Dec 2006 | A1 |
20060292851 | Lin | Dec 2006 | A1 |
20070166993 | Lee | Jul 2007 | A1 |
20090057894 | Chou | Mar 2009 | A1 |
20090057895 | Lin | Mar 2009 | A1 |
20090302468 | Baek et al. | Dec 2009 | A1 |
20090309224 | Lin | Dec 2009 | A1 |
20110001250 | Lin et al. | Jan 2011 | A1 |
20110133334 | Pendse | Jun 2011 | A1 |
20110215476 | Lee et al. | Sep 2011 | A1 |
20120252168 | Nah et al. | Oct 2012 | A1 |
Number | Date | Country |
---|---|---|
1536469 | Jun 2005 | EP |
58175839 | Oct 1983 | JP |
60217646 | Oct 1985 | JP |
62-234352 | Oct 1987 | JP |
1061038 | Mar 1989 | JP |
02-177540 | Jul 1990 | JP |
02177540 | Jul 1990 | JP |
02237129 | Sep 1990 | JP |
03004545 | Jan 1991 | JP |
04017390 | Jan 1992 | JP |
4278543 | Oct 1992 | JP |
4318935 | Nov 1992 | JP |
05226544 | Sep 1993 | JP |
07191641 | Jul 1995 | JP |
1961221 | Aug 1995 | JP |
1985660 | Oct 1995 | JP |
8013166 | Jan 1996 | JP |
08-172096 | Jul 1996 | JP |
08172096 | Jul 1996 | JP |
09045691 | Feb 1997 | JP |
2785338 | Aug 1998 | JP |
2000260803 | Sep 2000 | JP |
2002016096 | Jan 2002 | JP |
2002-26111 | Sep 2002 | JP |
2002261111 | Sep 2002 | JP |
2006128662 | May 2006 | JP |
2006147810 | Jun 2006 | JP |
3829325 | Oct 2006 | JP |
3850261 | Nov 2006 | JP |
3856304 | Dec 2006 | JP |
447060 | Jul 2001 | TW |
468246 | Dec 2001 | TW |
471146 | Jan 2002 | TW |
Entry |
---|
Mistry, K. et al. “A 45nm Logic Technology with High-k+ Metal Gate Transistors, Strained Silicon, 9 Cu Interconnect Layers, 193nm Dry Patterning, and 100% Pb-free Packaging,” IEEE International Electron Devices Meeting (2007) pp. 247-250. |
Edelstein, D.C., “Advantages of Copper Interconnects,” Proceedings of the 12th International IEEE VLSI Multilevel Interconnection Conference (1995) pp. 301-307. |
Theng, C. et al. “An Automated Tool Deployment for ESD (Electro-Static-Discharge) Correct-by-Construction Strategy in 90 nm Process,” IEEE International Conference on Semiconductor Electronics (2004) pp. 61-67. |
Gao, X. et al. “An improved electrostatic discharge protection structure for reducing triggering voltage and parasitic capacitance,” Solid-State Electronics, 27 (2003), pp. 1105-1110. |
Yeoh, A. et al. “Copper Die Bumps (First Level Interconnect) and Low-K Dielectrics in 65nm High Volume Manufacturing,” Electronic Components and Technology Conference (2006) pp. 1611-1615. |
Hu, C-K. et al. “Copper-Polyimide Wiring Technology for VLSI Circuits,” Materials Research Society Symposium Proceedings VLSI V (1990) pp. 369-373. |
Roesch, W. et al. “Cycling copper flip chip interconnects,” Microelectronics Reliability, 44 (2004) pp. 1047-1054. |
Lee, Y-H. et al. “Effect of ESD Layout on the Assembly Yield and Reliability,” International Electron Devices Meeting (2006) pp. 1-4. |
Yeoh, T-S. “ESD Effects On Power Supply Clamps,” Proceedings of the 6th International Sympoisum on Physical & Failure Analysis of Integrated Circuits (1997) pp. 121-124. |
Edelstein, D. et al. “Full Copper Wiring in a Sub-0.25 pm CMOS ULSI Technology,” Technical Digest IEEE International Electron Devices Meeting (1997) pp. 773-776. |
Venkatesan, S. et al. “A High Performance 1.8V, 0.20 pm CMOS Technology with Copper Metallization,” Technical Digest IEEE International Electron Devices Meeting (1997) pp. 769-772. |
Jenei, S. et al. “High Q Inductor Add-on Module in Thick Cu/SiLK™ single damascene,” Proceedings from the IEEE International Interconnect Technology Conference (2001) pp. 107-109. |
Groves, R. et al. “High Q Inductors in a SiGe BiCMOS Process Utilizing a Thick Metal Process Add-on Module,” Proceedings of the Bipolar/BiCMOS Circuits and Technology Meeting (1999) pp. 149-152. |
Sakran, N. et al. “The Implementation of the 65nm Dual-Core 64b Merom Processor,” IEEE International Solid-State Circuits Conference, Session 5, Microprocessors, 5.6 (2007) pp. 106-107, p. 590. |
Kumar, R. et al. “A Family of 45nm IA Processors,” IEEE International Solid-State Circuits Conference, Session 3, Microprocessor Technologies, 3.2 (2009) pp. 58-59. |
Bohr, M. “The New Era of Scaling in an SoC World,” International Solid-State Circuits Conference (2009) Presentation Slides 1-66. |
Bohr, M. “The New Era of Scaling in an SoC World,” International Solid-State Circuits Conference (2009) pp. 23-28. |
Ingerly, D. et al. “Low-K Interconnect Stack with Thick Metal 9 Redistribution Layer and Cu Die Bump for 45nm High Volume Manufacturing,” International Interconnect Technology Conference (2008) pp. 216-218. |
Kurd, N. et al. “Next Generation Intel® Micro-architecture (Nehalem) Clocking Architecture,” Symposium on VLSI Circuits Digest of Technical Papers (2008) pp. 62-63. |
Maloney, T. et al. “Novel Clamp Circuits for IC Power Supply Protection,” IEEE Transactions on Components, Packaging, and Manufacturing Technology, Part C, vol. 19, No. 3 (Jul. 1996) pp. 150-161. |
Geffken, R. M. “An Overview of Polyimide Use in Integrated Circuits and Packaging,” Proceedings of the Third International Symposium on Ultra Large Scale Integration Science and Technology (1991) pp. 667-677. |
Luther, B. et al. “Planar Copper-Polyimide Back End of the Line Interconnections for ULSI Devices,” Proceedings of the 10th International IEEE VLSI Multilevel Interconnection Conference (1993) pp. 15-21. |
Master, R. et al. “Ceramic Mini-Ball Grid Array Package for High Speed Device,” Proceedings from the 45th Electronic Components and Technology Conference (1995) pp. 46-50. |
Maloney, T. et al. “Stacked PMOS Clamps for High Voltage Power Supply Protection,” Electrical Overstress/Electrostatic Discharge Symposium Proceedings (1999) pp. 70-77. |
Lin, M.S. et al. “A New System-on-a-Chip (SOC) Technology—High Q Post Passivation Inductors,” Proceedings from the 53rd Electronic Components and Technology Conference (May 30, 2003) pp. 1503-1509. |
MEGIC Corp. “MEGIC way to system solutions through bumping and redistribution,” (Brochure) (Feb. 6, 2004) pp. 1-3. |
Lin, M.S. “Post Passivation Technology™ —MEGIC® Way to System Solutions,”Presentation given at TSMC Technology Symposium, Japan (Oct. 1, 2003) pp. 1-32. |
Lin, M.S. et al. “A New IC Interconnection Scheme and Design Architecture for High Performance ICs at Very Low Fabrication Cost—Post Passivation Interconnection,” Proceedings of the IEEE Custom Integrated Circuits Conference (Sep. 24, 2003) pp. 533-536. |
Patent Abstract for “Solder Ball for Semiconductor Chip—Has Height Increased So That Stress Caused By Difference In Thermal Expansion Between Chip and Substrate is Minimised”, Publication No. RD291011, Publication Date Jul. 10, 1988. |
Periodic Table of the Elements, Sargent-Welch Scientific Company, Catalog No. S-18806, p. 1. |
Number | Date | Country | |
---|---|---|---|
20080296761 A1 | Dec 2008 | US |
Number | Date | Country | |
---|---|---|---|
Parent | 10055580 | Jan 2002 | US |
Child | 12132628 | US |