Molded leadframe substrate semiconductor package

Information

  • Patent Grant
  • 9899208
  • Patent Number
    9,899,208
  • Date Filed
    Thursday, December 9, 2010
    13 years ago
  • Date Issued
    Tuesday, February 20, 2018
    6 years ago
Abstract
A process for forming land grid array semiconductor packages includes a leadframe that is supported by a substrate comprising mold compound. In some embodiments, at least one die is electrically coupled to the leadframe by bondwires. The package comprises a second mold compound to act as an encapsulant. An apparatus for forming a land grid array semiconductor package includes means for molding a leadframe, assembling thereon at least one semiconductor device, applying a second mold, and singulating to form individual devices. A land grid array package comprises a leadframe, a substrate for supporting the leadframe, at least one semiconductor device and a mold compound.
Description
FIELD OF THE INVENTION

The present invention is in the field of semiconductor packaging and is more specifically directed to package with heat transfer.


BACKGROUND

The increasing demand for performance from electrical appliances has led to higher chip internal clock frequencies and parallelism, and has increased the need for higher bandwidth and lower latencies. For example, computer processor frequencies are predicted to reach 29 GHz by 2018, and off-chip signaling interface speeds are expected to exceed 56 Gb/s. Optimization of bandwidth, power, pin count, or number of wires and cost are the goals for high-speed interconnect design. The electrical performance of interconnects is restricted by noise and timing limitations of the silicon, package, board and cable. To that end, semiconductor packages must be made smaller, conforming more and more closely to the size of the die encapsulated within. However, as the size of the package shrinks to the size of the die itself, the size of the package becomes insufficient to support the number of leads generally required by current applications. Furthermore, these high speed devices generate significant heat which must be harvested or damage can occur.


Chip Scale Packages (CSP) have emerged as the dominant package for such applications. FIG. 1 shows an example of a CSP in current practice. More specifically, the package in FIG. 1 is a Wafer Level Chip Scale Package 10 (WLCSP), commonly marketed by companies such as National Semiconductor Corporation as the Micro SMD and Maxim Integrated Products as the UCSP. Generally, solder bumps 11 are formed on processed and completed semiconductor wafers 12 before the wafers are sawn to form individual semiconductor device 13. Although this has dramatically reduced package size and can be useful in some instances, it suffers from drawbacks which remove it from consideration for certain applications. First, the pitch between the solder bumps must be made wide enough to effectuate assembly of the device onto a printed circuit board in application. This requirement can cause manufacturers to have to artificially grow die sizes to meet the minimum pitch, thereby increasing cost. Second, the total I/O count of the device is generally constrained due to the decreased reliability at the high bump counts. At bump counts higher than 49, or a 7×7 array, reliability becomes critical and applications such as hand held devices, which require a high degree of reliability, no longer become a possible marketplace. Furthermore, semiconductor devices generating significant heat require cooling, and difficulties arise when attempting to cool a CSP since there is very little surface area to mount a heat sink or other cooling device onto.


To overcome the issues mentioned above, the semiconductor industry has moved toward Ball Grid Array (BGA) packages. The BGA is descended from the pin grid array (PGA), which is a package with one face covered (or partly covered) with pins in a grid pattern. These pins are used to conduct electrical signals from the integrated circuit (IC) to the printed circuit board (PCB) it is placed on. In a BGA, the pins are replaced by balls of solder stuck to the bottom of the package. The device is placed on a PCB having copper pads in a pattern that matches the solder balls. The assembly is then heated, either in a reflow oven or by an infrared heater, causing the solder balls to melt. Surface tension causes the molten solder to hold the package in alignment with the circuit board, at the correct separation distance, while the solder cools and solidifies. The BGA is a solution to the problem of producing a miniature package for an IC with many hundreds of I/O. As pin grid arrays and dual-in-line (DIP) surface mount (SOIC) packages are produced with more and more pins, and with decreasing spacing between the pins, difficulties arose in the soldering process. As package pins got closer together, the danger of accidentally bridging adjacent pins with solder grew. BGAs do not have this problem, because the solder is factory-applied to the package in exactly the right amount. Alternatively, solder balls can be replaced by solder landing pads, forming a Land Grid Array (LGA) package.



FIG. 2 shows a cutaway image of a generic BGA package 20. Generally, an IC 21 has bondpads 22 to which bondwires 23 are affixed. The IC 21 is mounted on a substrate 24. In current practice, the substrate 24 is a laminate, such as polyimide. Generally, the substrate 24 is of a similar construction to a PCB. The substrate 24 has copper patterns 25 formed thereon. The bondwires 23 effectuate electrical contact between the IC 21 and the copper patterns 25. The copper patterns 25 are electrically connected to solder balls 26 through via holes 27 in the substrate 24. In most embodiments of BGA packages, the IC 21 is encapsulated by a mold compound 28. Although BGA packages effectuate large I/O count devices in small areas, they are susceptible to moisture. Generally, moisture seeps into packages while awaiting assembly into a finished product, such as a computer. When the package is heated to solder the device into its end application, moisture trapped within the device turns into vapor and cannot escape quickly enough, causing the package to burst open. This phenomenon is known as the “popcorn” effect. What is needed is a semiconductor package that is robust to both structural stressors and moisture.


SUMMARY OF THE DISCLOSURE

In one aspect of the invention, a process for forming an exposed die attach pad (EDAP) semiconductor package comprises at least partially encasing a first leadframe strip having at least one exposed die attach pad (DAP) in a first mold compound thereby forming a molded leadframe strip, mounting at least one semiconductor device on the molded leadframe strip, mounting bondwires on the at least one semiconductor device to effectuate electrical contact between the at least one semiconductor device and the at least one molded leadframe, at least partially encasing the molded leadframe strip, the at least one semiconductor device, and bondwires, and singulating the molded leadframe strip to form discrete EDAP packages. In some embodiments, the process further comprises coupling the first leadframe strip to a second leadframe strip by a soft metal. The soft metal comprises at least one of the following materials: gold, silver, lead, and tin. The first and second mold compounds are able to be identical or different compounds.


In another aspect of the invention, an apparatus for forming an EDAP package comprises means for at least partially encasing a first leadframe strip having a plurality of die attach pads in a first mold compound thereby forming a molded leadframe strip, means for mounting at least one semiconductor device on the at least one molded leadframe strip, means for mounting bondwires on the at least one semiconductor device to effectuate electrical contact between the at least one semiconductor device and the molded leadframe, means for at least partially encasing the molded leadframe strip, the at least one semiconductor device, and bondwires in a second mold compound and means for singulating the molded leadframe strip to form discrete and grid array packages. In some embodiments, the apparatus further comprises an embossing surface for forming a step cavity into the molded leadframe strip for encapsulating the at least one semiconductor device. Optionally, the apparatus further comprises means for mounting a cap on the molded leadframe strip thereby fainting a full cavity for encapsulating the at least one semiconductor device. The cap comprises at least one of the following materials: glass, silicon, ceramic, metal, epoxy, and plastic. In some embodiments, the apparatus further comprises means for coupling the first leadframe to a second leadframe by a soft metal. The soft metal comprises at least one of the following materials: gold, silver, lead, and tin. The first and second mold compounds are able to be identical or different compounds.


As another aspect of the invention, an exposed die attach pad package comprising a first leadframe, the leadframe having a die attach pad, a substrate for supporting the leadframe, at least one semiconductor die mounted on the leadframe, a plurality of bondwires to effectuate electrical contact between the leadframe and the at least one semiconductor die, and a second mold compound for at least partially encasing the first leadframe, at least one semiconductor die, and plurality of bondwires is disclosed. In some embodiments, the substrate comprises a first mold compound. Optionally, the semiconductor further comprises a step cavity or a cap for forming a full cavity. The cap is able to be comprised of glass, silicon, ceramic, or metal. In some embodiments, the semiconductor device further comprises a second mold compound for at least partially encasing the first leadframe, the substrate, the at least one semiconductor device and the plurality of wirebonds. Optionally, the semiconductor package further comprises a second leadframe coupled to the first leadframe by a soft metal. The soft metal is able to be comprised of at least one of the following materials: gold, silver, lead and tin.





BRIEF DESCRIPTION OF THE DRAWINGS

The novel features of the invention are set forth in the appended claims. However, for purpose of explanation, several embodiments of the invention are set forth in the following figures.



FIG. 1 is a prior art Chip Scale Package.



FIG. 2 is a prior art Ball Grid Array package in cross section.



FIG. 3 is a process for forming a molded leadframe per an embodiment of the current invention.



FIG. 4A is a process for forming a molded leadframe per an embodiment of the current invention.



FIG. 4B is a process for forming a molded leadframe per an embodiment of the current invention.



FIG. 4C illustrates two exemplary processes for forming a molded leadframe of the current invention.



FIG. 5 is a process for forming individual packages per an embodiment of the current invention.



FIG. 6A is a semiconductor package per an embodiment of the current invention.



FIG. 6B is apparatus for realizing the package depicted in FIG. 6A.



FIG. 6C is an alternate process for forming a package in FIG. 6A.



FIG. 6D is the remainder of the process for forming the package FIG. 6A.



FIG. 6E is an alternate apparatus for realizing the package depicted in FIG. 6A.



FIG. 7 is a process for forming an exposed die attach pad package.



FIG. 8 shows a leadframe having caps per one embodiment of this invention.



FIG. 9 shows a block diagram of a dual leadframe embodiment of this invention.





DETAILED DESCRIPTION

In the following description, numerous details and alternatives are set forth for purpose of explanation. However, one of ordinary skill in the art will realize that the invention can be practiced without the use of these specific details. In other instances, well-known structures and devices are shown in block diagram form in order not to obscure the description of the invention with unnecessary detail.


In a first aspect of the invention, a process 300 for forming semiconductor packages is detailed in FIG. 3. A leadframe 301 is shown in cross section. In some embodiments, a top mold 302 and a bottom mold 303 are placed to effectuate the injection therein of a mold compound 304. The top and bottom molds 302, 303 can be metal, ceramic, or any material having an appropriate thermal characteristic to withstand the temperatures of the mold compound 304 in its liquid state. It is commonly known by those of ordinary skill in the art of semiconductor device manufacturing that a wide variety of mold compounds 304 is able to be used, each having advantages, disadvantages, and characteristics appropriate for a given application. By way of example, in high temperature applications such as microprocessors which generate a significant amount of heat, a high thermal conductivity mold compound 304 is able to be used. What is formed is a molded lead frame 305. Advantageously, the molded leadframe 305 will display enhanced rigidity and robust reliability characteristics. The use of a mold compound 304 further enhances encapsulation and protection from external moisture that standard PCB substrates such as polyimide or FR4 cannot provide.


For more predictable molding results, carrier tape is able to be used effectuate the molding process. FIG. 4A details another embodiment of the invention. A process 400 includes applying tape 405 on its adhesive side to a leadframe 401. The leadframe 401 is then placed in a top mold cavity 412 by the top side of the leadframe 401. On the opposite side of the leadframe 401, non-adhesive tape 406 is prepared in a tape loader 407 at the bottom mold 413. Once the leadfame 401 is in place between the top mold 412 and the bottom mold 413, mold compound 404 is injected and fills all empty cavities. When removed from the mold, a molded leadframe 410 is formed. Optionally, a de-gate/de-runner step removes excess mold compound 411.



FIG. 4B shows alternate embodiments for the process detailed in FIG. 4A. In some embodiments, the leadframe 401 is able to be placed between the top mold 412 and bottom mold 413 with adhesive tape 405 applied to the bottom. FIG. 4C shows embodiments wherein the leadframe 401 is able to be placed between the top mold 412 and bottom mold 413 without the use of adhesive tape. In an embodiment, non adhesive tape 406 is able to be provided by a tape loader 407 on the bottom surface of the leadframe 401. In another exemplary embodiment, two tape loaders 407 are provided to effectuate the molding of the leadframe 401. It will be appreciated by those of ordinary skill in the art of semiconductor manufacturing that several embodiments exist to place a leadframe 401 between a top mold 412 and a bottom mold 413 and the embodiments discussed herein are written solely to be exemplary and non limiting.



FIG. 5 shows a process 500 for the completion of the semiconductor packaging process. Semiconductor devices 501 are mounted on the molded leadframe strip 502. In some embodiments, multiple semiconductor devices 501 are mounted in each individual position on the molded leadframe strip 502. Such devices are known as multi chip modules (MCM). Bondwires 503 are mounted on the semiconductor devices 501 to effectuate electrical contact between the molded leadframe strip 502 and the semiconductor devices 501. In some embodiments where multiple semiconductor devices 501 are placed in each position, bondwires 503 can be placed to effectuate electrical contact between them as applications require. Next, a second mold compound 505 is applied to the molded leadframe strip 502. The second mold 505 encases the semiconductor devices 501 and bondwires 503 to protect them from harsh outer environments. In some embodiments, the second mold compound 505 and the first mold compound described in FIGS. 3 and 4 are the same. However, in other embodiments, the first and second mold compound 505 are able to be different to meet the demands of particular applications. By way of example, the semiconductor device 501 and the leadframe 401 in FIG. 4 can have different coefficients of expansion in response to heat, and different mold compounds having different thermal characteristics such as thermal resistivity and thermal expansion can be used to offset the effects of the leadframe 401 expanding. The molded leadframe strip 502 are then singulated by saw blades 515 to form singulated semiconductor packages 520, 530 and 540. The singulated devices 520530 and 540 are generally tested, subjected to stress, and tested again to ensure reliability and to filter out non passing or non standard units.


In some applications, it is advantageous for greater height clearance within the semiconductor package. FIG. 6A shows a singulated semiconductor package 600 in cross section. Within the package, a recessed area 601 is capable of receiving a thicker semiconductor die 602, larger bondwires 603 or in certain embodiments multiple stacked die. FIG. 6B shows an exemplary surface 610 of the mold 412 or 413 shown in FIG. 4B. Elevated protrusions 611 are placed to coincide with a leadframe strip to emboss a recessed area 601 into the leadframe. In an exemplary embodiment, as illustrated in FIG. 6C, adhesive tape 621 is applied to the back surface of the leadframe strip 622. The leadframe is flipped over such that its top surface is embossed by the non adhesive tape 610 having the protrusions 611.



FIG. 6D shows the leadframe strip 622 with a first mold compound 623 to form a molded leadframe 630 having recessed areas 601. To form singulated packages, semiconductor devices 602 and bondwires 603 are affixed onto the molded leadframe 630. The devices 602, bondwires 603 and molded leadframe 630 are encased in a second mold compound 650. The second mold compound 650 and the first mold compound 623 are able to be the same compound or different compounds depending on the application. Saw blades 655 then singulate the molded leadframe strip 630 into individual semiconductor packages 600.


An alternative surface is shown in FIG. 6E. In certain applications, such as high temperature applications, thick leadframes are advantageous. To accommodate thick leadframes, the non adhesive tape 610 is able to have pre-formed holes 660 configured to receive protrusions 670 on a mold surface 675. The mold surface 675 can be the surface of the top mold 412 or the bottom bold 413. The mold is able to be formed of metal, ceramic, hard impact rubber, or any other suitable material.


In a particular aspect of the invention, an exposed die attach pad (EDAP) package and a process for producing the same is disclosed. FIG. 7 details a process 700 for forming singulated EDAP package devices 790. A leadframe stip 701 is attached to adhesive tape 702. Preferably, the leadframe strip 701 comprises a die attach pad (DAP) 722. In application, the DAP is generally soldered to a PCB, thereby effectuating efficient transfer and sinking of heat from the DAP 722. It is commonly known in the art of board level assembly that a material having a low thermal resistivity, such as copper, is formed on to a PCB to make thermal contact with the exposed DAP when mounted. Also, exposed DAPs are commonly used for a robust electrical ground. In high current applications, it is advantageous to have a robust electrical ground for optimum performance. In some embodiments, the leadframe strip 701 is a half etched leadframe. Half etched leadframes are commonly used and understood in the art of semiconductor manufacturing and methods to achieve them need not be recounted. The leadframe strip 701 is molded by a first mold compound 703 by any of the processes detailed in FIGS. 4 and 5. The tape 702 is removed forming a molded leadframe strip 705. Next, semiconductor devices 706 are affixed onto the molded leadframe strip onto each individual position. In some embodiments, multiple devices 706 can be placed in each position as applications require. In application, heat generated by the bondwires is efficiently sunk to a PCB via the DAP, since the DAP is preferably made of metal or another material having a low thermal resistivity. Bondwires 707 are affixed to effectuate electrical contact between the molded leadframe strip 705 and the devices 706. The molded leadframe strip 705, devices 706 and bondwires 707 are encased in a second mold compound 710. The second 710 and the first 703 are able to be identical mold compounds or different mold compounds as applications require. The double molded leadframe strip 705 is singulated by saw blades 712 forming individual EDAP package devices 790. These individual devices are then able to be tested, marked and bulk packaged for shipping and assembly. It will be apparent to those of ordinary skill in the art of semiconductor device assembly that although few leads 720 are shown, many dozens to hundreds of leads are able to be realized using the process described herein. Furthermore, flexibility in routing I/O is advantageous, since end users can have specific demands as to the locations of I/O on a package landing pattern. To that end, a second leadframe (not shown) is able to be used. A second leadframe is able to couple to the first leadframe by use of a soft metal. The second leadframe is able to be used to route the I/O to any pattern required by an application, allowing great flexibility in footprints and landing patterns.



FIG. 8 shows a leadframe strip 901 is mounted to adhesive tape 902. In some embodiments, the leadframe 901 is a half etched leadframe. The leadframe strip 901 is molded with a first mold compound 903. By way of example, the first mold compound is able to be a thermoset compound or a thermoplastic compound. The adhesive tape 902 is removed forming a molded step cavity leadframe strip 905. At least one semiconductor device 906 is mounted within each cavity 904. Wirebonds 907 effectuate electrical contact between the semiconductor device and molded step cavity leadframe strip 905. In some embodiments where multiple semiconductor devices 906 are mounted in each step cavity 904, wirebonds 907 are able to effectuate electrical contact between the multiple devices 906 as applications require. A cap 908 is affixed to the molded cavity leadframe strip forming a full cavity 909. The cap 908 is able to be comprised of silicon, glass, metal, ceramic, or any other convenient material or combination of materials as particular applications require. A second mold compound 910 is formed over the molded step cavity leadframe strip 905, semiconductor devices 906 and wirebonds 907. The second mold compound 910 is able to be identical to or different from the first mold compound 903 as applications require. Saw blades 915 singulate the molded step cavity leadframe strip 905 into individual cavity LGA packaged devices 920.



FIG. 9 shows a block diagram of a double layered leadframe. A first leadframe 1001 having one or more die attach pads 1005 is coupled to a second leadframe 1002. In some embodiments, the first leadframe 1001 and second leadframe 1002 are able to be coupled together during a first molding process as described above. As shown in FIG. 9, any of the first leadframe 1001 and second leadframe 1002 may be exposed to a first mold 1004 such that the first leadframe 1001 and second leadframe 1002 are at least partially encased in the first mold 1004 to enhance rigidity and reliability. In some embodiments, a soft metal 1003 such as gold or silver may be applied to one of or both of the top and bottom surfaces of the first leadframe 1001 and second leadframe 1002 to increase the performance of desired electrical contact between them. By way of example, one or more semiconductor die 1006 and bondwires 1007 may be placed thereon, and a second mold compound 1008 may be applied before singulation at least partially encasing the semiconductor die 1006 and the bondwires 1007, wherein the bondwires 1007 are mounted to the semiconductor die 1006 to effectuate electrical contact between the semiconductor die 1006 and the first leadframe 1001.


While the invention has been described with reference to numerous specific details, one of ordinary skill in the art will recognize that the invention can be embodied in other specific forms without departing from the spirit of the invention. Thus, one of ordinary skill in the art will understand that the invention is not to be limited by the foregoing illustrative details, but rather is to be defined by the appended claims.

Claims
  • 1. A process for forming a semiconductor package comprising: a. at least partially encasing a first leadframe strip having at least one die attach pad (DAP) in a first mold compound, thereby forming a molded leadframe strip, wherein the at least partially encasing comprises: placing the first leadframe strip in a mold cavity, wherein the mold cavity is defined by a top mold and a bottom mold; andinjecting the first mold compound into the mold cavity;b. mounting at least one semiconductor device on the molded leadframe strip such that, at a cross-section of the at least one semiconductor package, a central portion of a lower surface of the at least one semiconductor device is in contact with the DAP, and first and second portions of the lower surface of the at least one semiconductor device extending laterally from the central portion to side edges of the at least one semiconductor device are in contact solely with the first mold compound;c. mounting bondwires on the at least one semiconductor device to effectuate electrical contact between the at least one semiconductor device and the at least one molded leadframe;d. at least partially encasing the at least one semiconductor device and bondwires in a second mold compound such that the top of the at least one semiconductor device contacts the second mold compound; ande. singulating the molded leadframe strip to form discrete packages.
  • 2. The process of claim 1 further comprising coupling the first leadframe strip to a second leadframe strip by a soft metal.
  • 3. The process of claim 2 wherein the soft metal comprises at least one of the following materials: gold, silver, lead, and tin.
  • 4. The process of claim 1 wherein the first and second mold compounds are different compounds.
  • 5. The process of claim 1 wherein the first and second mold compounds have different thermal resistivity.
RELATED APPLICATIONS

This application is a Divisional Application of U.S. patent application Ser. No. 12/002,187, filed Dec. 14, 2007, which in turn claims benefit of priority under 35 U.S.C. section 119(e) of co-pending U.S. Provisional Patent Application 60/875,162 filed Dec. 14, 2006, entitled MOLDED-LEADFRAME SUBSTRATE SEMICONDUCTOR PACKAGE and U.S. Provisional Patent Application 60/877,274 filed Dec. 26, 2006, entitled MOLDED-LEADFRAME SUBSTRATE SEMICONDUCTOR PACKAGE, all of which are incorporated herein by reference.

US Referenced Citations (191)
Number Name Date Kind
3611061 Segerson Oct 1971 A
4411719 Lindberg Oct 1983 A
4501960 Jouvet et al. Feb 1985 A
4801561 Sankhagowit Jan 1989 A
4855672 Shreeve Aug 1989 A
5105259 McShane et al. Apr 1992 A
5195023 Manzione et al. Mar 1993 A
5247248 Fukunaga Sep 1993 A
5248075 Young et al. Sep 1993 A
5281851 Mills et al. Jan 1994 A
5285104 Kondo et al. Feb 1994 A
5292688 Hsiao Mar 1994 A
5343076 Katayama et al. Aug 1994 A
5396185 Honma et al. Mar 1995 A
5397921 Karnezos Mar 1995 A
5479105 Kim et al. Dec 1995 A
5535101 Miles et al. Jul 1996 A
5596231 Combs Jan 1997 A
5767527 Yoneda et al. Jun 1998 A
5843808 Karnezos Dec 1998 A
5959363 Yamada et al. Sep 1999 A
5990692 Jeong et al. Nov 1999 A
6033933 Hur Mar 2000 A
6072239 Yoneda et al. Jun 2000 A
6111324 Sheppard et al. Aug 2000 A
6159770 Tetaka et al. Dec 2000 A
6177729 Benenati et al. Jan 2001 B1
6197615 Song et al. Mar 2001 B1
6208020 Minamio et al. Mar 2001 B1
6229200 Mclellan et al. May 2001 B1
6242281 Mclellan et al. Jun 2001 B1
6250841 Ledingham Jun 2001 B1
6284569 Sheppard et al. Sep 2001 B1
6285075 Combs et al. Sep 2001 B1
6294100 Fan et al. Sep 2001 B1
6304000 Isshiki et al. Oct 2001 B1
6326678 Karnezos et al. Dec 2001 B1
6329711 Kawahara et al. Dec 2001 B1
6353263 Dotta et al. Mar 2002 B1
6372625 Shigeno et al. Apr 2002 B1
6376921 Yoneda et al. Apr 2002 B1
6384472 Huang May 2002 B1
6392427 Yang May 2002 B1
6414385 Huang et al. Jul 2002 B1
6429048 McLellan et al. Aug 2002 B1
6448665 Nakazawa Sep 2002 B1
6451709 Hembree Sep 2002 B1
6455348 Yamaguchi Sep 2002 B1
6476469 Hung et al. Nov 2002 B2
6489218 Kim et al. Dec 2002 B1
6498099 McLellan et al. Dec 2002 B1
6507116 Caletka et al. Jan 2003 B1
6545332 Huang Apr 2003 B2
6545347 McClellan Apr 2003 B2
6552417 Combs Apr 2003 B2
6552423 Song et al. Apr 2003 B2
6566740 Yasunaga et al. May 2003 B2
6573121 Yoneda et al. Jun 2003 B2
6585905 Fan et al. Jul 2003 B1
6586834 Sze et al. Jul 2003 B1
6635957 Kwan et al. Oct 2003 B2
6661104 Jiang Dec 2003 B2
6667191 McLellan et al. Dec 2003 B1
6683368 Mostafazadeh Jan 2004 B1
6686667 Chen et al. Feb 2004 B2
6703696 Ikenaga et al. Mar 2004 B2
6723585 Tu et al. Apr 2004 B1
6724071 Combs Apr 2004 B2
6734044 Fan et al. May 2004 B1
6734552 Combs et al. May 2004 B2
6737755 McLellan et al. May 2004 B1
6764880 Wu et al. Jul 2004 B2
6781242 Fan et al. Aug 2004 B1
6800948 Fan et al. Oct 2004 B1
6812552 Islam et al. Nov 2004 B2
6818472 Fan et al. Nov 2004 B1
6818978 Fan Nov 2004 B1
6818980 Pedron, Jr. Nov 2004 B1
6841859 Thamby et al. Jan 2005 B1
6876066 Fee et al. Apr 2005 B2
6893169 Exposito et al. May 2005 B1
6894376 Mostafazadeh et al. May 2005 B1
6897428 Minamio et al. May 2005 B2
6927483 Lee et al. Aug 2005 B1
6933176 Kirloskar et al. Aug 2005 B1
6933594 McLellan et al. Aug 2005 B2
6940154 Pedron et al. Sep 2005 B2
6946324 McLellan et al. Sep 2005 B1
6964918 Fan et al. Nov 2005 B1
6967126 Lee et al. Nov 2005 B2
6979594 Fan et al. Dec 2005 B1
6982491 Fan et al. Jan 2006 B1
6984785 Diao et al. Jan 2006 B1
6989294 McLellan et al. Jan 2006 B1
6995460 McLellan et al. Feb 2006 B1
7008825 Bancod et al. Mar 2006 B1
7009286 Kirloskar et al. Mar 2006 B1
7045883 McCann et al. May 2006 B1
7049177 Fan et al. May 2006 B1
7052935 Pai et al. May 2006 B2
7060535 Sirinorakul et al. Jun 2006 B1
7071545 Patel et al. Jul 2006 B1
7091581 McLellan et al. Aug 2006 B1
7101210 Lin et al. Sep 2006 B2
7102210 Ichikawa Sep 2006 B2
7125747 Lee et al. Oct 2006 B2
7126218 Darveaux et al. Oct 2006 B1
7205178 Shiu et al. Apr 2007 B2
7224048 McLellan et al. May 2007 B1
7247526 Fan et al. Jul 2007 B1
7253503 Fusaro et al. Aug 2007 B1
7259678 Brown et al. Aug 2007 B2
7274088 Wu et al. Sep 2007 B2
7314820 Lin et al. Jan 2008 B2
7315077 Choi et al. Jan 2008 B2
7315080 Fan et al. Jan 2008 B1
7339658 Beyerlein et al. Mar 2008 B2
7342305 Diao et al. Mar 2008 B1
7344920 Kirloskar et al. Mar 2008 B1
7348663 Kirloskar et al. Mar 2008 B1
7358119 McLellan et al. Apr 2008 B2
7371610 Fan et al. May 2008 B1
7372151 Fan et al. May 2008 B1
7381588 Patel et al. Jun 2008 B1
7399658 Shim et al. Jul 2008 B2
7408251 Hata et al. Aug 2008 B2
7411289 McLellan et al. Aug 2008 B1
7449771 Fan et al. Nov 2008 B1
7459345 Hwan Dec 2008 B2
7482690 Fan et al. Jan 2009 B1
7495319 Fukuda et al. Feb 2009 B2
7507603 Berry et al. Mar 2009 B1
7595225 Fan et al. Sep 2009 B1
7608484 Lange et al. Oct 2009 B2
7709857 Kim et al. May 2010 B2
7714418 Lim et al. May 2010 B2
8035207 Camacho et al. Oct 2011 B2
8710651 Sakata Apr 2014 B2
20010005047 Jimarez et al. Jun 2001 A1
20010007285 Yamada et al. Jul 2001 A1
20020090162 Asada Jul 2002 A1
20020109214 Minamio et al. Aug 2002 A1
20030006055 Chien-Hung et al. Jan 2003 A1
20030045032 Abe Mar 2003 A1
20030071333 Matsuzawa Apr 2003 A1
20030102540 Lee Jun 2003 A1
20030143776 Pedrron, Jr. et al. Jul 2003 A1
20030178719 Combs et al. Sep 2003 A1
20030201520 Knapp et al. Oct 2003 A1
20030207498 Islam et al. Nov 2003 A1
20030234454 Pedron et al. Dec 2003 A1
20040014257 Kim et al. Jan 2004 A1
20040226773 Koon et al. Feb 2004 A1
20040046237 Abe et al. Mar 2004 A1
20040046241 Combs et al. Mar 2004 A1
20040070055 Punzalan et al. Apr 2004 A1
20040080025 Kasahara et al. Apr 2004 A1
20040110319 Fukutomi et al. Jun 2004 A1
20050003586 Shimanuki et al. Jan 2005 A1
20050077613 McLellan et al. Apr 2005 A1
20050184404 Huang et al. Aug 2005 A1
20050236701 Minamio et al. Oct 2005 A1
20050263864 Islam et al. Dec 2005 A1
20060071351 Lange Apr 2006 A1
20060170081 Gerber et al. Aug 2006 A1
20060192295 Lee et al. Aug 2006 A1
20060223229 Kirloskar et al. Oct 2006 A1
20060223237 Combs et al. Oct 2006 A1
20060237231 Hata et al. Oct 2006 A1
20060273433 Itou et al. Dec 2006 A1
20070001278 Jeon et al. Jan 2007 A1
20070013038 Yang Jan 2007 A1
20070029540 Kajiwara et al. Feb 2007 A1
20070093000 Shim et al. Apr 2007 A1
20070200210 Zhao et al. Aug 2007 A1
20070235217 Workman Oct 2007 A1
20080048308 Lam Feb 2008 A1
20080150094 Anderson Jun 2008 A1
20080251913 Inomata Oct 2008 A1
20090014848 Ong Wai Lian et al. Jan 2009 A1
20090152691 Nguyen et al. Jun 2009 A1
20090152694 Bemmerl et al. Jun 2009 A1
20090230525 Chang Chien et al. Sep 2009 A1
20090236713 Xu et al. Sep 2009 A1
20100133565 Cho et al. Jun 2010 A1
20100149773 Said Jun 2010 A1
20100178734 Lin Jul 2010 A1
20100224971 Li Sep 2010 A1
20110115061 Krishnan et al. May 2011 A1
20110201159 Mori et al. Aug 2011 A1
20130069221 Lee et al. Mar 2013 A1
Non-Patent Literature Citations (27)
Entry
Quirk, Michael, and Julian Serda. Semiconductor Manufacturing Technology. Upper Saddle River, NJ: Prentice Hall, 2001.
Office Action dated Dec. 19, 2012, U.S. Appl. No. 12/834,688, filed Jul. 12, 2010, Saravuth Sirinorakul.
Office Action dated Dec. 5, 2011, U.S. Appl. No. 12/576,846, filed Oct. 9, 2009, Somchai Nondhasitthichai et al.
Office Action dated Nov. 30, 2009, U.S. Appl. No. 12/002,186, filed Dec. 14, 2007, Somchai Nondhasitthichai et al.
Office Action dated Jan. 28, 2010, U.S. Appl. No. 12/378,119, filed Feb. 10, 2009, Somchai Nondhasitthichai et al.
Office Action dated May 11, 2010, U.S. Appl. No. 12/002,054, filed Dec. 14, 2007, Somchai Nondhasitthichai et al.
Office Action dated Sep. 23, 2010, U.S. Appl. No. 12/002,186, filed Dec. 14, 2007, Somchai Nondhasitthichai et al.
Office Action dated Oct. 29, 2010, U.S. Appl. No. 12/378,119, filed Feb. 2, 2009, Somchai Nondhasitthichai et al.
Office Action dated Dec. 6, 2010, U.S. Appl. No. 12/231,710, filed Sep. 4, 2008, Saravuth Sirinorakul et al.
Non-Final Office Action dated Dec. 20, 2012, U.S. Appl. No. 13/045,253, filed Mar. 10, 2011, Saravuth Sirinorakul.
Office Action dated Apr. 25, 2012, U.S. Appl. No. 12/960,268, filed Dec. 3, 2010, Somchai Nondhasitthichai et al.
Office Action dated May 7, 2012, U.S. Appl. No. 12/576,846, filed Oct. 9, 2009, Somchai Nondhasitthichai et al.
Office Action dated Aug. 3, 2011, U.S. Appl. No. 12/002,187, filed Dec. 14, 2007, Somchai Nondhasitthichai et al.
Notice of Allowance, dated Nov. 28, 2012, U.S. Appl. No. 12/960,268, filed Dec. 3, 2012, Saravuth Sirinorakul et al.
Office Action dated Feb. 10, 2011, U.S. Appl. No. 12/002,187, filed Dec. 14, 2007, Somchai Nondhasitthichai et al.
Michael Quirk and Julian Serda, Semiconductor Manufacturing Technology, Pearson Education International, Pearson Prentice Hall , 2001, p. 587-588.
Office Action dated May 9, 2011, U.S. Appl. No. 12/231,710, filed Sep. 4, 2008, Saravuth Sirinorakul et al.
Office Action dated Dec. 27, 2013, U.S. Appl. No. 12/002,186, filed Dec. 14, 2007, Somchai Nondhasitthichai et al.
Office Action dated Jan. 28, 2014, U.S. Appl. No. 12/002,054, filed Dec. 14, 2007, Somchai Nondhasitthichai et al.
Office Action dated Jan. 15, 2014, U.S. Appl. No. 12/002,187, filed Dec. 14, 2007, Somchai Nondhasitthichai et al.
Office Action dated Dec. 31, 2013, U.S. Appl. No. 12/378,119, filed Feb. 10, 2009, Somchai Nondhasitthichai et al.
Office Action dated Dec. 27, 2013, U.S. Appl. No. 12/576,846, filed Oct. 9, 2009, Somchai Nondhasitthichai et al.
Office Action dated Jul. 16, 2014, U.S. Appl. No. 12/378,119, filed Feb. 10, 2009, Somchai Nondhasitthichai et al.
Non-Final Office Action dated Dec. 30, 2014, U.S. Appl. No. 13/886,888, filed May 3, 2013, Somchai Nondhasitthichai.
Office Action dated Dec. 9, 2015, U.S. Appl. No. 12/002,054, filed Dec. 14, 2007, Somchai Nondhasitthichai et al., 25 pages.
Office Action dated Nov. 2, 2015, U.S. Appl. No. 12/834,688, filed Jul. 12, 2010, Saravuth Sirinorakul, 17 pages.
Office Action dated Aug. 24, 2016, U.S. Appl. No. 12/914,694, filed Oct. 28, 2010, Saravuth Sirinorakul, 22 pages.
Related Publications (1)
Number Date Country
20110076805 A1 Mar 2011 US
Provisional Applications (2)
Number Date Country
60875162 Dec 2006 US
60877274 Dec 2006 US
Divisions (1)
Number Date Country
Parent 12002187 Dec 2007 US
Child 12964698 US