Number | Name | Date | Kind |
---|---|---|---|
5220200 | Blanton | Jun 1993 | A |
5261593 | Casson et al. | Nov 1993 | A |
5547740 | Higdon et al. | Aug 1996 | A |
5564617 | Degani et al. | Oct 1996 | A |
5747102 | Smith et al. | May 1998 | A |
5847456 | Shoji | Dec 1998 | A |
5869904 | Shoji | Feb 1999 | A |
5975408 | Goossen | Nov 1999 | A |
5988485 | Master et al. | Nov 1999 | A |
6121689 | Capote et al. | Sep 2000 | A |
6190940 | DeFelice et al. | Feb 2001 | B1 |
6194788 | Gilleo et al. | Feb 2001 | B1 |
6209196 | Ozono et al. | Apr 2001 | B1 |
6228678 | Gilleo et al. | May 2001 | B1 |
6234379 | Donges | May 2001 | B1 |
6265776 | Gilleo | Jul 2001 | B1 |
6297560 | Capote et al. | Oct 2001 | B1 |
6352881 | Nguyen et al. | Mar 2002 | B1 |
6373142 | Hoang | Apr 2002 | B1 |
Number | Date | Country |
---|---|---|
08041165 | Sep 1997 | JP |
Entry |
---|
Shoji, Kazutaka, et al., “New Technology for enhancing Solder Reliability of D2BGA (Die Dimension BGA)”, VLSI Package Development Dept., VLSI Packaging and Testing Engineering Division, NEC Corporation, 1997. |
Topper, et al., “Wafer Level Package using Double Balls,” Proceedings IMAPS Materials Conference, Mar. 2000, pp. 198-200. |
Topper, et al., Fab Integrated Packaging (FIP): A New Concept for High Reliability Wafer-Level Chip Size Packaging, IEEE Proceedings of Electronic Components & Technology Conference, May 2000, pp. 74-80. |