TREA

Semiconductor package with interconnect layers

Follow

Information

  • Patent Grant
  • 8492870
  • Patent Number
    8,492,870
  • Date Filed
    Monday, June 13, 2011
    14 years ago
  • Date Issued
    Tuesday, July 23, 2013
    12 years ago
Information
Abstract
A chip package comprising a glass substrate, wherein a first opening in the glass substrate passes vertically through the glass substrate, a semiconductor chip, a wiring structure comprising a first portion in the first opening and a second portion over the glass substrate, wherein the first portion is connected to the semiconductor chip, wherein the wiring structure comprises a passive device, wherein the wiring structure comprises copper, and a dielectric layer over the glass substrate and on the wiring structure, wherein a second opening in the dielectric layer is over a contact point of the wiring structure, and the contact point is at a bottom of the second opening.
Description
BACKGROUND OF INVENTION

(1) Technical Field


This invention relates in general to the interconnection and packaging of semiconductor dies and discrete components.


(2) Description of Prior Art


The following publications relate to the use of thin films in the interconnection and packaging of semiconductor dies.

  • Microelectronic Packaging Handbook Chapter 9. R. R. Tummala, E. J. Rymaszewski. Van Nostrand Reinhold 1989.
  • Novel Microelectronic Packaging Method For Reduced Thermomechanical Stresses on Low Dielectric Constant Materials R. M. Emery, S. Towle, H. Braunisch, C. Hu, G. Raiser, G. J. Vandentop. Intel Corp. Chandler, Ariz.


The requirements for packaging of semiconductor circuit devices are that the package provides physical protection, thermal control, powering capability, and desirable electrical properties of the interconnections. Semiconductor packages also provide the physical translation of interconnecting wiring structures from the fine wiring and wire spacing, and small area, of the semiconductor chip to the bigger interconnection spacing and larger area of the next level of assembly. This capability is usually referred to as “fan-out”. In addition the packages need to provide the ability to integrate passive components, such as capacitors, inductors, resistors, waveguides, filters, MEMS (MicroElectroMechanical) devices, and the like, into the wiring structure.


These demands have been and are currently met by numerous package designs. In general these designs tend to degrade the signals that communicate between devices. Usually this degradation is due to the high dielectric constant materials and high resistance metal used as insulators in the interconnection design. The materials used as insulators; silicon oxides, glass, glass ceramics, or ceramics are chosen for their mechanical properties and the method of fabrication. An important mechanical property is the material's thermal coefficient of expansion, or TCE. The TCE in many package designs needs to match that of the silicon semiconductor die in order to have low mechanical stresses in the package structure.


Materials with low TCE also have high dielectric constants (k). The high dielectric constants result in unwanted electrical properties of the interconnections; i.e., high impedances. Examples of such designs are semiconductor packages that utilize ceramic substrates to mount and interconnect the semiconductor circuits.


In order to take advantage of the high switching speeds of today's digital circuits the interconnection technology both on and off the semiconductor chips or dies requires novel approaches utilizing low dielectric constant (k) materials such as polyimide or BCB (benzocyclobutene) to provide the necessary electrical parameters of the interconnects that do not degrade circuit performance.


The use of low dielectric materials used as insulating layers for interconnects also requires novel mechanical design approaches to minimize the deleterious effects of TCE mismatches.


SUMMARY OF THE INVENTION

The objective of the present invention is to provide a semiconductor interconnecting package design and method of fabrication utilizing polymer thin film techniques.


It is a further objective of the invention that the semiconductor package provide the interconnect density required by the semiconductor design.


It is also the objective of the present invention to provide a semiconductor package that allows for input and output interconnections on a pitch compatible both with the semiconductor and the next level of package.


The capability to place discrete components close to the semiconductor circuit's input and output connections is an additional objective of the present invention.


In addition an objective of the present invention is to utilize current fabrication techniques and existing fabrication infrastructure.


The above objectives are achieved by the present invention by utilizing a glass or glass-metal composite substrate as the basic structure of the package. Semiconductor dies are bonded to the substrates and a thin film structure is fabricated utilizing metal and polymer films to interconnect the semiconductor dies. The glass or glass-metal composite substrate provides the necessary mechanical protection and support to the semiconductor dies. It also provides the planarity necessary for the fabrication of the interconnect polymer layers that interconnect the semiconductors.





DESCRIPTION OF THE DRAWINGS


FIGS. 1
a-1j show a first embodiment of the invention and the major fabrication steps.



FIGS. 2
a-2j show a second embodiment of the invention and the major fabrication steps.



FIGS. 3
a-3j show a third embodiment of the invention and the major fabrication steps.



FIGS. 4
a-4l show a fourth embodiment of the invention and the major fabrication steps.



FIGS. 5
a-5l show a fifth embodiment of the invention and the major fabrication steps.





DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENT

Semiconductor packages provide mechanical protection to the semiconductor dies as well as providing the ability to interconnect the circuits and the circuits to the next level of package. The semiconductor packages also provide the necessary interconnection paths between semiconductor dies when used in multi-chip designs.


One approach to providing interconnection capabilities and connectivity to the next level package, is described in U.S. patent application Ser. No. 09/251,183; filed on Feb. 17, 1999, and herein incorporated by reference. After typical semiconductor processing is completed, including a top passivation layer and exposed metal pads, this application describes a “post passivation process” using thick layers of organic dielectric films, and thick metal layers for signal paths and power/ground busses. Post passivation technology offers low impedance interconnection, passive components and metal bumps (usually solder) based on a wafer level process. However, the wafer level process limits the capability of fan out of pad location to a larger pitch, and limits the capability to integrate more passive components requiring a large area. The invention relies on a separate substrate for the pad fan out and accommodation of more and bigger passive components.


The interconnect technology used needs the ability to provide the necessary fine pitch as required by the semiconductor circuits. Also, the interconnect technology has to provide low impedance interconnects utilizing low dielectric constant (k) insulating layers. The present invention discloses five different embodiments for the thin film semiconductor package structure.


The first embodiment of the present invention as shown in FIGS. 1a-1j utilizes a glass substrate 10. Semiconductor dies 12 are attached by conventional means: i.e., die bonding to the glass substrates face up, at the desired locations. A polymer 14 is optionally used to fill the gaps between the dies and provide a planar surface. This material may also be epoxy, deposited by spin-on, dispense, or screen printing. The first layer of dielectric 16, a polymer such as polyimide, BCB, elastomer and the like, is deposited by spin coating to a thickness of between about 5 and 100 um. If the polymer or epoxy 14 is not used to fill the gaps between dies, the dielectric 16 is used to fill the gaps. Contact holes to the semiconductor dies are exposed by lithographic and etching techniques to expose the metal contacts on the semiconductor dies. The polymer 16 can be photosensitive material.


The first metal layer 18 is deposited by sputtering or electroplating and is patterned by photolithographic techniques. This layer contains the interconnects or fan-out lines and may contain passive components such as capacitors, inductors, resistors, waveguides, filters, MEMS devices, and the like, that are required by the electrical design. The metal used is preferably copper but may be gold, aluminum or other conducting elements, and is deposited to a thickness of between about 1 and 150 um.


The second layer of dielectric polymer 20 is formed by spin-on coating, screen printing or laminating, to a thickness of between about 1 and 150 um, and patterned by photolithographic techniques. Chemical etching is used to open contact holes 22 to the first layer of metal 18. The polymer 20 can also be photosensitive material.


A second layer of metal 24 is then deposited, to a similar thickness as metal layer 18, by sputtering or electroplating to provide the necessary interconnects or fan-out to the terminals of the package or a third layer of metal if required.


Multiple alternating layers of dielectric and metal (not shown) may be deposited and patterned until the final layer of dielectric 26 is then deposited, on the last layer of metal 24, and holes opened to the contact points of metal layer 24.


A layer of solder is deposited by electroplating, screen printing or ball mounting and contacts are made through the etched holes in the insulating layer to the final metal layer. The solder is then reflowed to form the solder bumps 28. Alternately, gold bumps, or pins may be used, as is known in the art.


At this stage the panel is segmented. If the product is a single chip package, it is segmented into individual single chip modules 30, as shown in FIGS. 1i and 1j. If the product application is a multi-chip package, it would include interconnections (not shown) between the dies, and segmenting would be performed so that the interconnected dies were not segmented from one another. In the case of multi-chip packages, each chip within the multi-chip package can be the same type (e.g., memory, logic, etc.) or they may be of different types.


The second embodiment of the present invention shown in FIGS. 2a-2j also utilizes thin film polymer material for the insulating layers of the interconnect structure. The major fabrication steps are the same as the first embodiment shown in FIG. 1 with the exception that the glass substrate 32 used has cavities 34 to house the semiconductor dies, and that allow the semiconductor dies 12 to have a common planar surface for the application of the first dielectric layer 16. The cavities are formed by etching to a depth of about the thickness of the die, which is typically between about 30 and 750 um. Openings 27 are provided in dielectric layer 26.


The third embodiment of the present invention shown in FIGS. 3a-3j utilizes a glass-metal composite as the substrate 36. The glass layer is etched with cavities, using the underlying metal as an etch stop, that allow the semiconductor dies 12 to be bonded and to have a common planar surface for the application of the first dielectric layer 16. Alternately, holes may be punched in the glass sheet and the sheet laminated to the metal substrate. In addition the thermal path from the chip is improved by bonding to the metal substrate which acts as a thermal spreader. The thin film interconnect structure is the same as in the previous embodiments.


The fourth embodiment of the present invention as shown in FIGS. 4a-4l utilizes a glass substrate with the semiconductor dies mounted with the active surface on the glass substrate 38, or face down. A polymer or epoxy is used to fill the gap between dies and may cover dies also. The polymer or epoxy is used for planarization purposes. The surface is then ground to the desired thickness. CMP (Chemical Mechanical Planarization) may be used in the grinding. The first glass is used for the leveling of the active surface of the semiconductor dies. A second glass substrate 10 is then bonded to the back side of the semiconductor dies 12. The first glass substrate 38 is thinned by backside grinding to a thickness of 2 μm to 150 μm depending on the electrical design of the interconnect. Vias are etched in the thin glass substrate layer 38 to contact the semiconductor dies. The thin film interconnect layers are then formed as in the previous embodiments.


The fifth embodiment of the present invention shown in FIGS. 5a-5l utilizes a glass substrate 38 with the semiconductor dies mounted face down on the surface. A coating of a polymer or epoxy is deposited and the surface including the back of the semiconductor dies is ground to the desired thickness. Leveling of the surface is important for the follow-on thin film process. A second glass substrate is bonded to the back of the thinned semiconductor dies and the first glass substrate is removed. The thin film process is then completed as described above.


In each of the above embodiments, the interconnect metal may be used to form interconnections between one or more points of electrical contact on each of the semiconductor dies.


The present invention as described in the five embodiments provides wiring structures and methods to obtain them, that have the ability of greater fan-out from the semiconductor dies, with wiring structures that are far superior to the post passivation process described earlier and/or wafer level packages. The structures described above also have the ability to provide for a variety of passive components, e.g., capacitors, inductors, etc., internal to the wiring structure. These structures may be used in single chip fan-out packages or as interconnections between chips or multi-chip packages. Another advantage of the present invention is the ability to utilize present manufacturing equipment such as used in the manufacture of glass LCD panels.


Although the invention has been described and illustrated with reference to specific illustrative embodiments thereof, it is not intended that the invention be limited to those illustrative embodiments. Those skilled in the art will recognize that variations and modifications can be made without departing from the spirit of the invention. It is therefore intended to include within the invention all such variations and modifications which fall within the scope of the appended claims and equivalents thereof.

Claims
  • 1. A chip package comprising: an etchable glass substrate, wherein a first opening in said etchable glass substrate passes through said etchable glass substrate;a semiconductor chip coupled to the etchable glass substrate;a conductive structure comprising a first portion disposed within said first opening and a second portion coupled to the etchable glass substrate, wherein said first portion is coupled to said semiconductor chip, wherein said conductive structure comprises a passive device; anda dielectric layer over said etchable glass substrate and over said conductive structure, wherein a second opening in said dielectric layer exposes a contact point of said conductive structure.
  • 2. The chip package of claim 1, wherein said passive device comprises an inductor.
  • 3. The chip package of claim 1, wherein said passive device comprises a capacitor.
  • 4. The chip package of claim 1, wherein said passive device comprises a resistor.
  • 5. The chip package of claim 1, wherein said first opening is aligned with said semiconductor chip.
  • 6. The chip package of claim 1, wherein said semiconductor chip is at a bottom side of said etchable glass substrate.
  • 7. The chip package of claim 1 further comprises a conductive interconnect over said etchable glass substrate, wherein said conductive interconnect is coupled to said semiconductor chip.
  • 8. The chip package of claim 7, wherein said conductive interconnect comprises a gold interconnect.
  • 9. The chip package of claim 7, wherein said conductive interconnect comprises a solder interconnect.
  • 10. The chip package of claim 1, wherein said etchable glass substrate has a width greater than that of said semiconductor chip.
  • 11. The chip package of claim 1, wherein said dielectric layer comprises a polymer layer.
  • 12. The chip package of claim 1, wherein said semiconductor chip is coupled with said etchable glass substrate.
  • 13. The chip package of claim 1, wherein said semiconductor chip joins said conductive structure.
  • 14. The chip package of claim 1, wherein said conductive structure comprises electroplated copper.
Parent Case Info

This application is a continuation of U.S. application Ser. No. 10/996,537, filed on Nov. 24, 2004, now U.S. Pat. No. 7,977,763, which is a continuation of U.S. application Ser. No. 10/690,350, filed on Oct. 21, 2003, now abandoned, which is a division of U.S. application Ser. No. 10/054,001, filed on Jan. 19, 2002, now U.S. Pat. No. 6,673,698, all of which are herein incorporated by reference in their entirety.

US Referenced Citations (407)
Number Name Date Kind
2920232 Evans Jan 1960 A
3504214 Lake et al. Mar 1970 A
3634714 Anderson et al. Jan 1972 A
3677112 Keniston Jul 1972 A
3903590 Yokogawa Sep 1975 A
4021838 Warwick May 1977 A
4235498 Snyder Nov 1980 A
4402888 Runck Sep 1983 A
4622058 Leary-Renick et al. Nov 1986 A
4685998 Quinn et al. Aug 1987 A
4789647 Peters Dec 1988 A
4840923 Flagello et al. Jun 1989 A
4866501 Shanefield Sep 1989 A
4918811 Eichelberger et al. Apr 1990 A
5048179 Shindo et al. Sep 1991 A
5049980 Saito et al. Sep 1991 A
5055321 Enomoto et al. Oct 1991 A
5063177 Geller et al. Nov 1991 A
5073814 Cole, Jr. et al. Dec 1991 A
5081563 Feng et al. Jan 1992 A
5083187 Lamson et al. Jan 1992 A
5095402 Hernandez et al. Mar 1992 A
5099306 Dunaway et al. Mar 1992 A
5111278 Eichelberger May 1992 A
5149662 Eichelberger Sep 1992 A
5161093 Gorczyca et al. Nov 1992 A
5188984 Nishiguchi Feb 1993 A
5196377 Wagner et al. Mar 1993 A
5211278 Mendenhall May 1993 A
5226232 Boyd Jul 1993 A
5239198 Lin et al. Aug 1993 A
5241456 Marcinkiewicz et al. Aug 1993 A
5250843 Eichelberger Oct 1993 A
5281151 Arima et al. Jan 1994 A
5291066 Neugebauer et al. Mar 1994 A
5300812 Lupinski et al. Apr 1994 A
5324687 Wojnarowski Jun 1994 A
5331204 Kuroda et al. Jul 1994 A
5334874 Metzler et al. Aug 1994 A
5336928 Neugebauer et al. Aug 1994 A
5353195 Fillion et al. Oct 1994 A
5353498 Fillion et al. Oct 1994 A
5359496 Kornrumpf et al. Oct 1994 A
5365790 Chen et al. Nov 1994 A
5366906 Wojnarowski et al. Nov 1994 A
5370766 Desaigoudar et al. Dec 1994 A
5372967 Sundaram et al. Dec 1994 A
5384488 Golshan et al. Jan 1995 A
5388328 Yokono et al. Feb 1995 A
5394490 Kato et al. Feb 1995 A
5401687 Cole et al. Mar 1995 A
5416356 Staudinger et al. May 1995 A
5422513 Marcinkiewicz et al. Jun 1995 A
5432675 Sorimachi et al. Jul 1995 A
5432677 Mowatt et al. Jul 1995 A
5434751 Cole, Jr. et al. Jul 1995 A
5450101 Ishida et al. Sep 1995 A
5478773 Dow et al. Dec 1995 A
5483421 Gedney et al. Jan 1996 A
5524339 Gorowitz et al. Jun 1996 A
5532512 Fillion et al. Jul 1996 A
5541442 Keil et al. Jul 1996 A
5548091 DiStefano et al. Aug 1996 A
5548099 Cole, Jr. et al. Aug 1996 A
5565706 Miura et al. Oct 1996 A
5566441 Marsh et al. Oct 1996 A
5576517 Wojnarowski et al. Nov 1996 A
5583359 Ng et al. Dec 1996 A
5602059 Horiuchi et al. Feb 1997 A
5606198 Ono et al. Feb 1997 A
5611884 Bearinger et al. Mar 1997 A
5629240 Malladi et al. May 1997 A
5635762 Gamand Jun 1997 A
5648448 Marrocco, III Jul 1997 A
5650662 Edwards et al. Jul 1997 A
5659201 Wollesen Aug 1997 A
5663106 Karavakis et al. Sep 1997 A
5665989 Dangelo Sep 1997 A
5668399 Cronin et al. Sep 1997 A
5691248 Cronin et al. Nov 1997 A
5696466 Li Dec 1997 A
5717245 Pedder Feb 1998 A
5729053 Orthmann Mar 1998 A
5745984 Cole, Jr. et al. May 1998 A
5757072 Gorowitz et al. May 1998 A
5757079 McAllister et al. May 1998 A
5763108 Chang et al. Jun 1998 A
5767564 Kunimatsu et al. Jun 1998 A
5776796 DiStefano et al. Jul 1998 A
5786239 Ohsawa et al. Jul 1998 A
5789303 Leung et al. Aug 1998 A
5792594 Brown et al. Aug 1998 A
5817541 Averkiou et al. Oct 1998 A
5834339 DiStefano et al. Nov 1998 A
5834832 Kweon et al. Nov 1998 A
5834844 Akagawa et al. Nov 1998 A
5841193 Eichelberger Nov 1998 A
5854001 Casey et al. Dec 1998 A
5854513 Kim Dec 1998 A
5872489 Chang et al. Feb 1999 A
5874770 Saia et al. Feb 1999 A
5875545 DiStefano et al. Mar 1999 A
5883435 Geffken et al. Mar 1999 A
5892273 Iwasaki et al. Apr 1999 A
5892288 Muraki et al. Apr 1999 A
5919548 Barron et al. Jul 1999 A
5929510 Geller et al. Jul 1999 A
5932379 Burm et al. Aug 1999 A
5939214 Mahulikar et al. Aug 1999 A
5939782 Malladi Aug 1999 A
5945741 Ohsawa et al. Aug 1999 A
5952726 Liang Sep 1999 A
5959357 Korman Sep 1999 A
5973908 Saia et al. Oct 1999 A
5994766 Shenoy et al. Nov 1999 A
6002592 Nakamura et al. Dec 1999 A
6004867 Kim, II et al. Dec 1999 A
6008070 Farnworth Dec 1999 A
6008102 Alford et al. Dec 1999 A
6010956 Takiguchi et al. Jan 2000 A
6011314 Leibovitz et al. Jan 2000 A
6013948 Akram et al. Jan 2000 A
6018463 Winslow et al. Jan 2000 A
6020220 Gilleo et al. Feb 2000 A
6022792 Ishii et al. Feb 2000 A
6025995 Marcinkiewicz Feb 2000 A
6030856 DiStefano et al. Feb 2000 A
6033939 Agarwala et al. Mar 2000 A
6043109 Yang et al. Mar 2000 A
6045655 DiStefano et al. Apr 2000 A
6046076 Mitchell et al. Apr 2000 A
6077726 Mistry et al. Jun 2000 A
6078104 Sakurai Jun 2000 A
6080605 DiStefano et al. Jun 2000 A
6087199 Pogge et al. Jul 2000 A
6087648 Zhang et al. Jul 2000 A
6093584 Fjelstad Jul 2000 A
6104091 Ito et al. Aug 2000 A
6107123 DiStefano et al. Aug 2000 A
6110806 Pogge Aug 2000 A
6121688 Akagawa Sep 2000 A
6125039 Suzuki Sep 2000 A
6126428 Mitchell et al. Oct 2000 A
6130116 Smith et al. Oct 2000 A
6139666 Fasano et al. Oct 2000 A
6144100 Shen et al. Nov 2000 A
6150716 MacQuarrie et al. Nov 2000 A
6154366 Ma et al. Nov 2000 A
6159767 Eichelberger Dec 2000 A
6163456 Suzuki et al. Dec 2000 A
6168965 Malinovich Jan 2001 B1
6169319 Malinovich Jan 2001 B1
6175161 Goetz et al. Jan 2001 B1
6177293 Netzer Jan 2001 B1
6180445 Tsai Jan 2001 B1
6184143 Ohashi et al. Feb 2001 B1
6187615 Kim et al. Feb 2001 B1
6187680 Costrini et al. Feb 2001 B1
6202299 DiStefano et al. Mar 2001 B1
6204091 Smith et al. Mar 2001 B1
6205032 Shepherd Mar 2001 B1
6218215 DiStefano et al. Apr 2001 B1
6221687 Abramovich Apr 2001 B1
6225013 Cohen May 2001 B1
6225692 Hinds May 2001 B1
6228684 Maruyama May 2001 B1
6228687 Akram et al. May 2001 B1
6229203 Wojnarowski May 2001 B1
6232152 DiStefano et al. May 2001 B1
6235552 Kwon et al. May 2001 B1
6236098 Efland et al. May 2001 B1
6236101 Erdeljac et al. May 2001 B1
6239482 Fillion et al. May 2001 B1
6239980 Fillion et al. May 2001 B1
6242282 Fillion et al. Jun 2001 B1
6242987 Schopf et al. Jun 2001 B1
6245595 Nguyen et al. Jun 2001 B1
6255738 DiStefano et al. Jul 2001 B1
6258631 Ito et al. Jul 2001 B1
6271469 Ma et al. Aug 2001 B1
6274391 Wachtler et al. Aug 2001 B1
6277669 Kung et al. Aug 2001 B1
6278264 Burstein et al. Aug 2001 B1
6281583 Dirahoui et al. Aug 2001 B1
6284573 Farnworth Sep 2001 B1
6285065 Levy Sep 2001 B1
6287893 Elenius et al. Sep 2001 B1
6288434 Levy Sep 2001 B1
6288447 Amishiro et al. Sep 2001 B1
6288905 Chung Sep 2001 B1
6291884 Glenn et al. Sep 2001 B1
6294040 Raab et al. Sep 2001 B1
6294741 Cole, Jr. et al. Sep 2001 B1
6303423 Lin Oct 2001 B1
6309915 DiStefano Oct 2001 B1
6313528 Solberg Nov 2001 B1
6319827 Kowalski et al. Nov 2001 B1
6323096 Saia et al. Nov 2001 B1
6326697 Farnworth Dec 2001 B1
6329224 Nguyen et al. Dec 2001 B1
6329713 Farquhar et al. Dec 2001 B1
6331481 Stamper et al. Dec 2001 B1
6333557 Sullivan Dec 2001 B1
6344401 Lam Feb 2002 B1
6348728 Aiba et al. Feb 2002 B1
6359320 Yamazaki et al. Mar 2002 B1
6359328 Dubin Mar 2002 B1
6359335 DiStefano et al. Mar 2002 B1
6362087 Wang et al. Mar 2002 B1
6362498 Abramovich Mar 2002 B2
6365498 Chu et al. Apr 2002 B1
6373141 DiStefano et al. Apr 2002 B1
6383858 Gupta et al. May 2002 B1
6383916 Lin May 2002 B1
6384473 Peterson et al. May 2002 B1
6388340 DiStefano May 2002 B2
6395580 Tseng May 2002 B1
6396148 Eichelberger et al. May 2002 B1
6400573 Mowatt et al. Jun 2002 B1
6423570 Ma et al. Jul 2002 B1
6424034 Ahn et al. Jul 2002 B1
6428377 Choi Aug 2002 B1
6429036 Nixon Aug 2002 B1
6429120 Ahn et al. Aug 2002 B1
6439728 Copeland Aug 2002 B1
6440834 Daubenspeck et al. Aug 2002 B2
6441715 Johnson Aug 2002 B1
6445064 Ishii et al. Sep 2002 B1
6458681 DiStefano et al. Oct 2002 B1
6459135 Basteres et al. Oct 2002 B1
6460245 DiStefano Oct 2002 B1
6472745 Iizuka Oct 2002 B1
6482730 Masumoto et al. Nov 2002 B1
6486005 Kim Nov 2002 B1
6486535 Liu Nov 2002 B2
6492723 Suyama Dec 2002 B2
6492829 Miura et al. Dec 2002 B1
6495914 Sekine et al. Dec 2002 B1
6496240 Zhang et al. Dec 2002 B1
6501169 Aoki et al. Dec 2002 B1
6504227 Matsuo et al. Jan 2003 B1
6507102 Juskey et al. Jan 2003 B2
6521996 Seshan Feb 2003 B1
6537584 Zentner et al. Mar 2003 B1
6538210 Sugaya et al. Mar 2003 B2
6545354 Aoki et al. Apr 2003 B1
6546620 Juskey et al. Apr 2003 B1
6548891 Mashino Apr 2003 B2
6555469 MacIntyre Apr 2003 B1
6555906 Towle et al. Apr 2003 B2
6555908 Eichelberger et al. Apr 2003 B1
6558976 Shrauger May 2003 B2
6559528 Watase et al. May 2003 B2
6563106 Bowers et al. May 2003 B1
6582991 Maeda et al. Jun 2003 B1
6590291 Akagawa Jul 2003 B2
6602740 Mitchell Aug 2003 B1
6603072 Foster et al. Aug 2003 B1
6610621 Masuko Aug 2003 B2
6610934 Yamaguchi et al. Aug 2003 B2
6614091 Downey et al. Sep 2003 B1
6614110 Pace Sep 2003 B1
6617174 Rotstein Sep 2003 B2
6620513 Yuyama et al. Sep 2003 B2
6625028 Dove et al. Sep 2003 B1
6625037 Nakatani et al. Sep 2003 B2
6633005 Ichitsubo et al. Oct 2003 B2
6639299 Aoki Oct 2003 B2
6639324 Chien Oct 2003 B1
6646347 Mercado et al. Nov 2003 B2
6653172 DiStefano et al. Nov 2003 B2
6653563 Bohr Nov 2003 B2
6657228 Ohtani Dec 2003 B2
6657310 Lin Dec 2003 B2
6673698 Lin et al. Jan 2004 B1
6680544 Lu et al. Jan 2004 B2
6683380 Efland et al. Jan 2004 B2
6686015 Raab Feb 2004 B2
6690845 Yoshimura et al. Feb 2004 B1
6707124 Wachtler et al. Mar 2004 B2
6710454 Boon Mar 2004 B1
6713589 Sue et al. Mar 2004 B2
6730857 Konrad et al. May 2004 B2
6734534 Vu et al. May 2004 B1
6746898 Lin et al. Jun 2004 B2
6759273 Felton et al. Jul 2004 B2
6765299 Takahashi et al. Jul 2004 B2
6780747 DiStefano et al. Aug 2004 B2
6780748 Yamaguchi et al. Aug 2004 B2
6794273 Saito et al. Sep 2004 B2
6794739 Kobayashi et al. Sep 2004 B2
6797544 Sakai et al. Sep 2004 B2
6800941 Lee et al. Oct 2004 B2
6838750 Nuytkens et al. Jan 2005 B2
6847066 Tahara et al. Jan 2005 B2
6852616 Sahara et al. Feb 2005 B2
6861740 Hsu Mar 2005 B2
6867499 Tabrizi Mar 2005 B1
6885107 Kinsman Apr 2005 B2
6914331 Shimoishizaka et al. Jul 2005 B2
6933601 Satoh et al. Aug 2005 B2
6943440 Kim et al. Sep 2005 B2
6963136 Shinozaki et al. Nov 2005 B2
6973709 Huang Dec 2005 B2
6975516 Asahi et al. Dec 2005 B2
6989600 Kubo et al. Jan 2006 B2
7067926 Yamazaki et al. Jun 2006 B2
7071024 Towle et al. Jul 2006 B2
7087460 Lee Aug 2006 B2
7115488 Isobe et al. Oct 2006 B2
7172922 Benjamin Feb 2007 B2
7220667 Yamagata May 2007 B2
7239028 Anzai Jul 2007 B2
7271033 Lin et al. Sep 2007 B2
7272888 DiStefano Sep 2007 B2
7294905 Ogino et al. Nov 2007 B2
7297614 Lee et al. Nov 2007 B2
7342258 Yamazaki et al. Mar 2008 B2
7345365 Lee et al. Mar 2008 B2
7365273 Fairchild et al. Apr 2008 B2
7397117 Lin et al. Jul 2008 B2
7413929 Lee et al. Aug 2008 B2
7417865 Kim Aug 2008 B2
7449412 Nuytkens et al. Nov 2008 B2
7454834 DiStefano Nov 2008 B2
7470865 Fushie et al. Dec 2008 B2
7511376 Lin et al. Mar 2009 B2
7545044 Shibayama et al. Jun 2009 B2
7653371 Floyd Jan 2010 B2
7657242 Floyd Feb 2010 B2
7678695 Taniguchi et al. Mar 2010 B2
7786002 Leib et al. Aug 2010 B2
7787130 Webster Aug 2010 B2
7830588 Miles Nov 2010 B2
7839356 Hagood et al. Nov 2010 B2
7848004 Miles Dec 2010 B2
7863524 Shioga et al. Jan 2011 B2
7881686 Floyd Feb 2011 B2
7898058 Lin et al. Mar 2011 B2
7977763 Lin et al. Jul 2011 B2
8022551 Soga et al. Sep 2011 B2
8119446 Lin et al. Feb 2012 B2
20010013653 Shoji Aug 2001 A1
20010021541 Akram et al. Sep 2001 A1
20010026010 Horiuchi et al. Oct 2001 A1
20010026435 Sakai Oct 2001 A1
20010028098 Liou Oct 2001 A1
20010031514 Smith Oct 2001 A1
20010033021 Shimoishizaka et al. Oct 2001 A1
20010033474 Sakai et al. Oct 2001 A1
20010037863 Carson et al. Nov 2001 A1
20010042901 Maruyama Nov 2001 A1
20010051426 Pozder et al. Dec 2001 A1
20020001966 Ito et al. Jan 2002 A1
20020004288 Nishiyama Jan 2002 A1
20020006718 DiStefano Jan 2002 A1
20020007904 Raab et al. Jan 2002 A1
20020020898 Vu et al. Feb 2002 A1
20020030273 Iwamoto et al. Mar 2002 A1
20020063304 Toeda et al. May 2002 A1
20020070443 Mu et al. Jun 2002 A1
20020074641 Towle et al. Jun 2002 A1
20020079575 Hozoji et al. Jun 2002 A1
20020084510 Jun et al. Jul 2002 A1
20020094671 Distefano et al. Jul 2002 A1
20020121689 Honda Sep 2002 A1
20020127771 Akram et al. Sep 2002 A1
20020133943 Sakamoto et al. Sep 2002 A1
20020135063 Alcoe et al. Sep 2002 A1
20020137263 Towle et al. Sep 2002 A1
20020142521 Steffens Oct 2002 A1
20020158334 Vu et al. Oct 2002 A1
20020159242 Nakatani et al. Oct 2002 A1
20020168797 DiStefano et al. Nov 2002 A1
20020180041 Sahara et al. Dec 2002 A1
20020184758 DiStefano Dec 2002 A1
20030020180 Ahn et al. Jan 2003 A1
20030027373 DiStefano et al. Feb 2003 A1
20030038331 Aoki et al. Feb 2003 A1
20030080437 Gonzalez et al. May 2003 A1
20030118738 Shuy et al. Jun 2003 A1
20030122246 Lin et al. Jul 2003 A1
20030134455 Cheng et al. Jul 2003 A1
20030201534 Eichelberger et al. Oct 2003 A1
20030201548 Ikezawa et al. Oct 2003 A1
20030205804 Lee et al. Nov 2003 A1
20030218246 Abe et al. Nov 2003 A1
20030224613 Ramanathan et al. Dec 2003 A1
20040009629 Ahn et al. Jan 2004 A1
20040023450 Katagiri et al. Feb 2004 A1
20040063249 Lin et al. Apr 2004 A1
20040084741 Boon May 2004 A1
20040094841 Matsuzaki et al. May 2004 A1
20040113245 Takaoka et al. Jun 2004 A1
20040125579 Konishi et al. Jul 2004 A1
20040140556 Lin et al. Jul 2004 A1
20040140559 Goller et al. Jul 2004 A1
20040168825 Sakamoto et al. Sep 2004 A1
20050070085 Huang et al. Mar 2005 A1
20050184358 Lin Aug 2005 A1
20050208757 Lin Sep 2005 A1
20050218515 Kweon et al. Oct 2005 A1
20060001152 Hu Jan 2006 A1
20060225272 DiStefano Oct 2006 A1
20060228272 Watson et al. Oct 2006 A1
20060244137 Kikuchi et al. Nov 2006 A1
20110205720 Lee et al. Aug 2011 A1
Foreign Referenced Citations (24)
Number Date Country
1094511 Apr 2001 EP
360004253 Jan 1985 JP
5114665 May 1993 JP
09260581 Oct 1997 JP
2000003985 Jan 2000 JP
241438 Feb 1995 TW
385509 Mar 2000 TW
403980 Sep 2000 TW
417265 Jan 2001 TW
423127 Feb 2001 TW
423132 Feb 2001 TW
444370 Jul 2001 TW
449894 Aug 2001 TW
452930 Sep 2001 TW
454318 Sep 2001 TW
456006 Sep 2001 TW
457662 Oct 2001 TW
457830 Oct 2001 TW
463274 Nov 2001 TW
466652 Dec 2001 TW
466725 Dec 2001 TW
469549 Dec 2001 TW
531854 May 2003 TW
90123655 May 2003 TW
Non-Patent Literature Citations (40)
Entry
Lau, John H. et al.: “Chip Scale Package: Design, Materials, Process, Reliability and Applications,” Chapter 10.2, Design Concepts and Package Structure, pp. 157-161 (1999).
Millman, Jacob: “Microelectronics Second Edition, McGraw Hill series in Electrical and Computer Engineering: Digital and Analog Circuits and Systems,” pp. 115 and 167 (1987).
Tummala, Rao E. et al.: “Microelectronics Packaging Handbook, Technology Drivers, Part I,” Second Edition, An Overview and Chapter 8.2 Chip-Level Interconnection Evolution, pp. I-12, I-13, I-64, I-82, I-85 to I-87 and II-133 (1997).
ROC Cancellation Case No. 090131210N01 Third Supplemental Cancellation Brief filed by ACE on May 13, 2010, with English Translated Summary.
“Electronic Materials Handbook, vol. 1—Packaging: Other Design Considerations; Materials and Electronic Phenomena; Physical Characteristics of Microelectronic Materials” ASM International Handbook Committee, pp. 104-111, ASM International (1989).
Kuo, “Semiconductor Packaging Engineering”, Zhan Yi-Zheng Publisher, Registration Taipei, Apr. 2000, Table 9.1.
Mistry, K. et al. “A 45nm Logic Technology with High-k+ Metal Gate Transistors, Strained Silicon, 9 Cu Interconnect Layers, 193nm Dry Patterning, and 100% Pb-free Packaging,” IEEE International Electron Devices Meeting (2007) pp. 247-250.
Edelstein, D.C., “Advantages of Copper Interconnects,” Proceedings of the 12th International IEEE VLSI Multilevel Interconnection Conference (1995) pp. 301-307.
Theng, C. et al. “An Automated Tool Deployment for ESD (Electro-Static-Discharge) Correct-by-Construction Strategy in 90 nm Process,” IEEE International Conference on Semiconductor Electronics (2004) pp. 61-67.
Gao, X. et al. “An improved electrostatic discharge protection structure for reducing triggering voltage and parasitic capacitance,” Solid-State Electronics, 27 (2003), pp. 1105-1110.
Yeoh, A. et al. “Copper Die Bumps (First Level Interconnect) and Low-K Dielectrics in 65nm High Volume Manufacturing,” Electronic Components and Technology Conference (2006) pp. 1611-1615.
Hu, C-K. et al. “Copper-Polyimide Wiring Technology for VLSI Circuits,” Materials Research Society Symposium Proceedings VLSI V (1990) pp. 369-373.
Roesch, W. et al. “Cycling copper flip chip interconnects,” Microelectronics Reliability, 44 (2004) pp. 1047-1054.
Lee, Y-H. et al. “Effect of ESD Layout on the Assembly Yield and Reliability,” International Electron Devices Meeting (2006) pp. 1-4.
Yeoh, T-S. “ESD Effects on Power Supply Clamps,” Proceedings of the 6th International Symposium on Physical & Failure Analysis of Integrated Circuits (1997) pp. 121-124.
Edelstein, D. et al. “Full Copper Wiring in a Sub-0.25 pm CMOS ULSI Technology,” Technical Digest IEEE International Electron Devices Meeting (1997) pp. 773-776
Venkatesan, S. et al. “A High Performance 1.8V, 0.20 pm CMOS Technology with Copper Metallization,” Technical Digest IEEE International Electron Devices Meeting (1997) pp. 769-772.
Jenei, S. et al. “High Q Inductor Add-on Module in Thick Cu/SiLK™ single damascene,” Proceedings from the IEEE International Interconnect Technology Conference (2001) pp. 107-109.
Groves, R. et al. “High Q Inductors in a SiGe BiCMOS Process Utilizing a Thick Metal Process Add-on Module,” Proceedings of the Bipolar/BiCMOS Circuits and Technology Meeting (1999) pp. 149-152.
Sakran, N. et al. “The Implementation of the 65nm Dual-Core 64b Merom Processor,” IEEE International Solid-State Circuits Conference, Session 5, Microprocessors, 5.6 (2007) pp. 106-107, p. 590.
Kumar, R. et al. “A Family of 45nm IA Processors,” IEEE International Solid-State Circuits Conference, Session 3, Microprocessor Technologies, 3.2 (2009) pp. 58-59.
Bohr, M. “The New Era of Scaling in an SoC World,” International Solid-State Circuits Conference (2009) Presentation Slides 1-66.
Bohr, M. “The New Era of Scaling in an SoC World,” International Solid-State Circuits Conference (2009) pp. 23-28.
Ingerly, D. et al. “Low-K Interconnect Stack with Thick Metal 9 Redistribution Layer and Cu Die Bump for 45nm High Volume Manufacturing,” International Interconnect Technology Conference (2008) pp. 216-218.
Kurd, N. et al. “Next Generation Intel® Micro-architecture (Nehalem) Clocking Architecture,” Symposium on VLSI Circuits Digest of Technical Papers (2008) pp. 62-63.
Maloney, T. et al. “Novel Clamp Circuits for IC Power Supply Protection,” IEEE Transactions on Components, Packaging, and Manufacturing Technology, Part C, vol. 19, No. 3 (Jul. 1996) pp. 150-161.
Geffken, R. M. “An Overview of Polyimide Use in Integrated Circuits and Packaging,” Proceedings of the Third International Symposium on Ultra Large Scale Integration Science and Technology (1991) pp. 667-677.
Luther, B. et al. “Planar Copper-Polyimide Back End of the Line Interconnections for ULSI Devices,” Proceedings of the 10th International IEEE VLSI Multilevel Interconnection Conference (1993) pp. 15-21.
Master, R. et al. “Ceramic Mini-Ball Grid Array Package for High Speed Device,” Proceedings from the 45th Electronic Components and Technology Conference (1995) pp. 46-50.
Maloney, T. et al. “Stacked PMOS Clamps for High Voltage Power Supply Protection,” Electrical Overstress/Electrostatic Discharge Symposium Proceedings (1999) pp. 70-77.
Lin, M.S. et al. “A New System-on-a-Chip (SOC) Technology—High Q Post Passivation Inductors,” Proceedings from the 53rd Electronic Components and Technology Conference (May 30, 2003) pp. 1503-1509.
MEGIC Corp. “MEGIC way to system solutions through bumping and redistribution,” (Brochure) (Feb. 6, 2004) pp. 1-3.
Lin, M.S. “Post Passivation Technology™—MEGIC ® Way to System Solutions,” Presentation given at TSMC Technology Symposium, Japan (Oct. 1, 2003) pp. 1-32.
Lin, M.S. et al. “A New IC Interconnection Scheme and Design Architecture for High Performance ICs at Very Low Fabrication Cost—Post Passivation Interconnection,” Proceedings of the IEEE Custom Integrated Circuits Conference (Sep. 24, 2003) pp. 533-536.
Lau, John H., et al., “Chip Scale Package—Design Materials Process Reliability and Applications”, Chapter 30 “EPIC's Chip Scale Package,” pp. 467-475, McGraw-Hill Professional, 1999.
Emery, et al. “Novel Microelectronic Packaging Method for Reduced Thermomechanical Stresses on Low Dielectric Constant Materials” Intel Corp., Chandler, AZ.
Lau, John H. et al., “Chip Scale Package, General Electric's Chip-On-Flex Chip Scale Package (COF-CSP)” , Feb. 28, 1999, P0156-161, Chapter ten, McGraw-Hill Professional.
Millman, Jacob; “Digital and Analog Circuits and Systems”, Micro Electronic, Mar. 1979, pp. 115 & 167, Sec 4-11 & Sec 6-1, McGraw-Hill College.
Semiconductor packaging process, Chapter 9, Microstructures and properties of materials, p. 9-5 (1999).
Tummala, et al. “Microelectronic Packaging Handbook,” Chapter 9, Van Nostrand Reinhold, NY, 1989, pp. 673-725.
Related Publications (1)
Number Date Country
20110309473 A1 Dec 2011 US
Divisions (1)
Number Date Country
Parent 10054001 Jan 2002 US
Child 10690350 US
Continuations (2)
Number Date Country
Parent 10996537 Nov 2004 US
Child 13159190 US
Parent 10690350 Oct 2003 US
Child 10996537 US