Leadframe inductors

Information

  • Patent Grant
  • 6608367
  • Patent Number
    6,608,367
  • Date Filed
    Thursday, February 20, 2003
    21 years ago
  • Date Issued
    Tuesday, August 19, 2003
    21 years ago
Abstract
The present invention integrates an inductor into a semiconductor package by integrally forming inductive segments in the leadframe. The inductive segments may be connected directly to a lead of the leadframe, or indirectly to a lead or a bond pad on a semiconductor die via wirebonds to form an inductor. The inductance value for the resultant inductor is typically controlled by the point of contact for the wirebonds or the leads about the inductive segment. The inductance values may also be controlled by the shape and size of the inductive segments. The leadframe may be formed to support multiple inductive segments, and one or more configurations, including those using one or more die flags to support a like number of semiconductor die.
Description




FIELD OF THE INVENTION




The present invention relates to inductors, and in particular to forming inductors in leadframes for semiconductor packages.




BACKGROUND OF THE INVENTION




Industry trends in wireless communications are forcing increased integration, size reduction, and cost reduction. Many radio frequency circuits require matching, filtering, and biasing networks, which require inductors having relatively high inductance values with low loss. In general, the higher the inductance value, the larger and more expensive the inductor. Further, the precision of the inductance for the inductor is proportional to its cost. In many applications, inductors contribute a significant portion of the overall cost of circuit implementation.




Traditionally, there have been four options available for providing inductance in association with an integrated circuit. The first and most common option is for the end manufacturer to add discrete inductors in their final assemblies in association with other integrated circuits and discrete components. Adding discrete inductors is an unattractive option for the end manufacturer due to the physical space required on the final assembly for the inductor and the cost of the inductor.




A second option is to implement the inductor using wirebonds. Wirebonds are thin wires or ribbons that typically connect portions of a semiconductor die to the leads in the semiconductor package. When implementing an inductor, the wirebonds may be used in traditional fashion between a bond pad on the semiconductor die and a lead, as well as between bond pads on the semiconductor die. Unfortunately, wirebonds provide limited inductance and have proven to be electrically lossy. A third option is to actually create or place an inductor on the semiconductor die. Implementing an inductor on a semiconductor die has proven to be very expensive, electrically lossy, and given the limited size of the die, unfeasible in providing higher inductance values.




A fourth option is to design a module package having a substrate on which an inductor may be incorporated through surface mount or printed circuit board fabrication techniques. This option has the same limitations as having the end manufacturer incorporate the inductor in its final assembly. The result is essentially passing the cost on to the module fabricator instead of the final assembler.




Accordingly, there is a need for a cost-effective technique for implementing and integrating inductors into semiconductor packages. There is a further need for these inductors to have sufficient inductance for matching, filtering, and biasing networks in wireless communication applications.




SUMMARY OF THE INVENTION




The present invention integrates an inductor into a semiconductor package by integrally forming inductive segments in the leadframe. The inductive segments may be connected directly to a lead of the leadframe, or indirectly to a lead or a bond pad on a semiconductor die via wirebonds to form an inductor. The inductance value for the resultant inductor is typically controlled by the point of contact for the wirebonds or the leads about the inductive segment. The inductance values may also be controlled by the shape and size of the inductive segments. The leadframe may be formed to support multiple inductive segments, and one or more configurations, including those using one or more die flags to support a like number of semiconductor die.











Those skilled in the art will appreciate the scope of the present invention and realize additional aspects thereof after reading the following detailed description of the preferred embodiments in association with the accompanying drawing figures.




BRIEF DESCRIPTION OF THE DRAWING FIGURES




The accompanying drawing figures incorporated in and forming a part of this specification illustrate several aspects of the invention, and together with the description serve to explain the principles of the invention.





FIG. 1

is a top view of a traditional leadframe package having an attached semiconductor die according to the prior art.





FIG. 2

is a leadframe constructed according to one embodiment of the present invention.





FIG. 3

is the leadframe of

FIG. 2

having an attached semiconductor die and an inductor integrated into the leadframe according to one embodiment of the present invention.





FIG. 4

is a partial cross-section of a semiconductor having the leadframe illustrated in FIG.


3


and an associated printed circuit board or mounting substrate.





FIG. 5

is an alternate leadframe configuration according to a second embodiment of the present invention.





FIG. 6

is an alternate leadframe configuration according to a third embodiment of the present invention.





FIG. 7

is an alternate leadframe configuration according to a fourth embodiment of the present invention.





FIG. 8

is another leadframe alternative wherein the leadframe supports two semiconductor die.











DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS




The embodiments set forth below represent the necessary information to enable those skilled in the art to practice the invention and illustrate the best mode of practicing the invention. Upon reading the following description in light of the accompanying drawing figures, those skilled in the art will understand the concepts of the invention and will recognize applications of these concepts not particularly addressed herein. It should be understood that these concepts and applications fall within the scope of the disclosure and the accompanying claims.




With reference to

FIG. 1

, a configuration for a typical leadframe


10


is illustrated to include multiple leads


12


about the periphery of a die flag


14


. The leads


12


and die flag


14


are generally formed of the same material, have the same, uniform thickness throughout the leadframe


10


, with the exception of mold locking features, which are less thick, and are electrically isolated from one another. Although

FIG. 1

illustrates the top portion of a leadframe


10


, the bottom portion of the leads


12


and die flag


14


are left exposed to facilitate contact with electrical contacts or traces of a substrate or printed circuit board (PCB), which will be described in greater detail below. A semiconductor die


16


having bond pads


18


is placed on the die flag


14


. Wirebonds


20


are used to connect select ones of the bond pads


18


to one or more corresponding leads


12


of the leadframe


10


. Notably, the term “wirebond” includes traditional wirebonds, ribbon bonds, and any conductive configuration used to selectively connect the semiconductor die


16


to parts of the leadframe


10


.




As noted, the bottom of the leads


12


and die flag


14


generally facilitate electrical contact to other circuitry. Typically, the semiconductor die


16


is attached to the die flag


14


using a conductive or nonconductive bonding dielectric and any connections from the semiconductor die


16


to the die flag


14


are facilitated using wirebonds


20


. In most embodiments, the die flag


14


provides a ground contact, wherein the leads


12


facilitate signal contact to the semiconductor die


16


via the wirebonds


20


. Notably, the leads


12


and die flag


14


that make up leadframe


10


of prior art devices are only used for contacts with external traces on substrates or PCBs.




Turning now to

FIG. 2

, a leadframe


10


according to one embodiment of the present invention is illustrated. The leadframe


10


includes leads


12


and a die flag


14


, as well as inductive segments


22


, which are part of the leadframe and are capable of being used to form inductors. As illustrated, the three inductive segments


22


are parallel to one another and run between respectively opposing leads


12


. Preferably, the leads


12


and the die flag


14


have a uniform thickness, wherein the inductive segments


22


have a thickness sufficiently less than the leads


12


and die flag


14


to allow the bottom portion of the inductive segments


22


to avoid contact with a substrate or PCB to which the bottom of the leads


12


and die flag


14


will contact.




Turning now to

FIG. 3

, the leadframe


10


of

FIG. 2

is illustrated as having a semiconductor die


16


and select wirebonds


20


to illustrate certain connections from the semiconductor die


16


to the leads


12


, as well as connections to the inductive segments


22


to form an inductor. Notably, only select bond pads


18


and wirebonds


20


are shown for clarity. Further, each of the inductive segments


22


is further referenced as either inductive segment


22


(A),


22


(B), or


22


(C) for clarity. In addition to the normal wirebond connections between bond pads


18


and leads


12


, two wirebonds


20


are shown connecting a bond pad


18


to the inductive segment


22


(A). Three wirebonds


20


connect inductive segment


22


(B) to


22


(C), and another three wirebonds


20


connect inductive segment


22


(A) to


22


(C). Multiple wirebonds


20


may be used in parallel to facilitate higher current flow and minimize resistive losses associated with the wirebonds


20


. Assume that the lead


12


labeled VCC is intended to couple to a supply voltage wherein current from the supply voltage must travel through an inductor prior to reaching the semiconductor die


16


. Accordingly, the current path is illustrated as traveling from the VCC lead


12


along inductive segment


22


(B), over to inductive segment


22


(C) via wirebonds


20


, along inductive segment


22


(C), over to inductive segment


22


(A) via wirebonds


20


, partially across inductive segment


22


(A), and over to the semiconductor die


16


via wirebonds


20


. In this fashion, a large inductor can be implemented in the leadframe


10


using existing leadframe material and providing a strategic leadframe pattern and wirebond connections.




Those skilled in the art should note that an inductor may be implemented using only one inductive segment


22


, and that the example illustrated is provided only to show a more complicated example and the use of wirebonds


20


to facilitate interconnection between inductive segments


22


and between inductive segments


22


and semiconductor die


16


. Further, an inductor may be connected between bond pads


18


of the semiconductor die


16


without connecting to a lead


12


. Also, the leadframe


10


may be designed to provide an inductor between leads


12


without having any interaction with the semiconductor die


16


, such that the leadframe


10


provides an isolated inductive element for use by other circuitry outside of the given semiconductor die


16


.




Turning now to

FIG. 4

, a partial cross-section of a complete semiconductor and a corresponding portion of a printed circuit board upon which the semiconductor will mount is illustrated. As shown, the inductive segments


22


(A)-


22


(C) are not as thick as the corresponding lead


12


and die flag


14


. A molding compound


26


is used to encase all of the elements of the semiconductor, while leaving only the bottom surfaces of the lead


12


and die flag


14


exposed to facilitate contact to the printed circuit board


24


. In particular, contact is made to conductive traces


28


on the top surface of the PCB


24


. The PCB


24


may also have conductive traces


30


along the bottom surface and vias


32


connecting the top and bottom traces


28


,


30


.




The molding compound


26


may serve to isolate the inductive segments


22


(A)-


22


(C) from the conductive traces


28


, as well as hold the inductive segments


22


(A)-


22


(C), leads


12


, die flag


14


, semiconductor die


16


, and wirebonds


20


in place. Preferably, the lead


12


may be formed with an undercut region to enhance structural integrity and allow the molding compound


26


to set in a way that forms a better mechanical connection to the lead


12


. Notably, portions of the leadframe


10


, including the inductive segments


22


, may extend outside of the semiconductor molding compound


26


.





FIGS. 5-7

illustrate three-exemplary inductive segment configurations within a leadframe


10


. Preferably, the leadframe


10


is formed using traditional etching or stamping techniques to form the leads


12


, die flag


14


, and inductive segments


22


. The material forming the parts of the leadframe


10


may vary depending on application or fabrication techniques. In the preferred embodiment, the leadframe


10


is formed of copper plated with nickel, which is subsequently plated with silver. Those skilled in the art will recognize that the leadframe


10


may be formed using various combinations of platings, materials, layers, and sections. Etching will use lithography and chemical etching to form the leadframe


10


, wherein stamping will implement a tool to press and/or cut the leadframe


10


into the desired pattern and shape.




As noted, the actual inductor formed using the inductive segments


22


may incorporate all or a portion of any one inductive segment


22


, or all or a portion of multiple inductive segments


22


. Preferably, the inductive segments


22


are sized to provide substantially greater inductance than the wirebonds


20


, and therefore, minimize the impact of the actual wirebonds


20


on the overall inductance provided by the inductive segments


22


. During design and manufacturing processes, the value of a given inductor will vary based on the length, cross-sectional area, and shape of the inductive segments


22


. The length of the inductive segments


22


used to form the inductor may be controlled by the selective positioning of the point of contact for the wirebonds


20


. The points of connection for the wirebonds


20


to the inductive segments


22


may be further adjusted to effectively fine tune the inductance value of the inductor formed by the inductive segments


22


. Accordingly, the inductive segments


22


are the inductive platform for forming inductors based on the electrical connections, which may be formed using wirebonds


20


or the actual leads


12


. As illustrated above, inductors may be formed across multiple inductive segments


22


or within a single inductive segment


22


. The inductors formed using the inductive segments


22


have proven to be substantially less lossy than inductors formed using wirebonds


20


. Further, the inductive segments


22


can form the basis for significantly higher inductance values than were previously achievable using wirebonds


20


. In certain applications, the inductors provide inductance value sufficiently high to minimize or eliminate the impact of the inductance in the wirebonds


20


.




With reference to

FIG. 8

, the leadframe


10


may be configured to provide multiple die flags


14


A,


14


B for multiple semiconductor die


16


A,


16


B. The leadframe


10


may incorporate various inductive segments


22


, which may be used to form one or more inductors for use in association with the semiconductor die


16


A,


16


B or other circuitry.




The present invention provides for integrating inductors into a leadframe in a cost-effective and low-loss manner. The inductance values for the integrated inductors can be programmed within a given range based on the design of the leadframe


10


and the points of contact of the wirebonds


20


. The maximum inductance for an inductive segment


22


is determined by the area available for the leadframe traces forming the inductive segments


22


, wherein the final inductance value is selected or tuned by controlling the point of contact for the wirebonds


20


. Further, within a given leadframe design, multiple electrical designs and circuits may be implemented wherein the required inductance is “dialed in” by controlling the position of the wirebonds


20


. The programmability of the inductance values by controlling the wirebonds


20


reduces manufacturing and design times. The integration of large inductors into the leadframe


10


reduces semiconductor fabrication cost, as well as final assembly cost, due to the reduced component count and decreasing size due to integration. The present invention has value in analog, digital, and radio frequency applications.




Those skilled in the art will recognize improvements and modifications to the preferred embodiments of the present invention. All such improvements and modifications are considered within the scope of the concepts disclosed herein and the claims that follow.



Claims
  • 1. A method for forming an inductor in a leadframe of a semiconductor package comprising:a) forming a leadframe comprising a die flap, leads, and an inductive segment; b) mounting a semiconductor on the die flag; c) coupling the semiconductor die to a first point of the inductive segment using a wirebond, wherein when a second point of the inductive segment is coupled to one of the leads or the semiconductor die, at least part of an inductor is formed between the first and second points of the inductive segment; and d) determining an inductance for the inductor and identifying a position of the first point of the inductive segment such that the inductor will provide the inductance.
  • 2. The method of claim 1 further comprising applying a molding compound for holding the leadframe, the semiconductor die, and the wirebond in place and forming a body for the semiconductor package.
  • 3. A method for forming an inductor in a leadframe of a semiconductor package comprising:a) forming a leadframe comprising a die flag, leads, and an inductive segment; b) mounting a semiconductor on the die flag; and c) coupling the semiconductor die to a first point of the inductive segment using a wirebond. wherein when a second point of the inductive segment is coupled to one of the leads or the semiconductor die, at least part of an inductor is formed between the first and second points of the inductive segment, and the step of forming the leadframe comprises stamping leadframe material to form the die flag, leads, and an inductive segment.
  • 4. The method of claim 3 further comprising applying a molding compound for holding the leadframe, the semiconductor die, and the wirebond in place and forming a body for the semiconductor package.
  • 5. A method for forming an inductor in a leadframe of a semiconductor package comprising:a) forming a lead frame comprising a die flag, leads, and an inductive segment; b) mounting a semiconductor on the die flag; and c) coupling the semiconductor die to a first point of the inductive segment using a wirebond, wherein when a second point of the inductive segment is coupled to one of the leads or the semiconductor die, at least part of an inductor is formed between the first and second points of the inductive segment, and the step of forming the leadframe comprises etching leadframe material to form the die flag, leads, and an inductive segment.
  • 6. The method of claim 5 further comprising applying a molding compound for holding the leadframe, the semiconductor die, and the wirebond in place and forming a body for the semiconductor package.
Parent Case Info

This application is a Divisional of application Ser. No. 10/082,380, filed Feb. 25, 2002.

US Referenced Citations (6)
Number Name Date Kind
5309019 Moline et al. May 1994 A
5834837 Song Nov 1998 A
6008073 King et al. Dec 1999 A
6157074 Lee Dec 2000 A
6211462 Carter, Jr. et al. Apr 2001 B1
6265761 Ghai Jul 2001 B1