The present invention relates generally to circuit packaging, and in particular to apparatus and methods for packaging integrated circuits.
Wafers are fabricated with a plurality of dies each having a plurality of integrated circuit elements therein. A die represents one individual chip that must be separated from adjacent dies before packaging. Contacts are added to the die before packaging. One type of contact is a bond pad. Wafer level packaging (WLP) refers to the integrated circuit packaging formed at the wafer level, usually at the wafer foundry. WLP is normally considered as a true chip size package. WLP thus provides lower cost and smallest size of commercial packaging. It is desired to reduce the profile and/or thickness of packaged components using a commercially viable process.
For the reasons stated above, for other reasons stated below, and for other reasons which will become apparent to those skilled in the art upon reading and understanding the present specification, there is a need in the art for an improved electronic component package and methods of packaging electronic components.
The present invention is directed to forming a wafer-scale, integrated circuit package. That is, the present invention is directed to chip-scale packages An embodiment of the present invention includes fixing a die on a substrate, forming electrical connections from die to terminals on the substrate, and removing a backside of substrate to expose the terminals. In an embodiment, removing the backside of the substrate includes backgrinding the substrate to expose a backside of the terminals. In an embodiment, fixing the die to the substrate includes applying an adhesive to the top surface of the substrate and placing the die on the adhesive. The adhesive is cured to fix the die to the substrate. In an embodiment, the die is placed vertically over the terminals for that die. The electrical connections are formed from the die through the adhesive layer to the terminals. In an embodiment, the terminals are conductive pads formed on the top surface of the substrate. In an embodiment, the electrical connections are metal traces from the die to the conductive pads. In an embodiment, the adhesive layer is removed from around the periphery of the die to expose the terminals. In an embodiment, terminals on the substrate are interconnected to provide greater functionality of chip-scale package. In an embodiment, the die is singulated from adjacent die with a portion of the substrate remaining with the die. The singulated die package forms individual chip scale packages that include at least one active device and a portion of the second substrate.
An embodiment of the present invention further provides the ability to expand the functionality of the present invention to a multi-chip module. Dice are fixed to a substrate, for example, as described above and further described below. The gaps between the die are filled with an insulator. In an embodiment, the insulator is a rigid material, when cured, to assist in the mechanical strength of the multi-chip module. In an embodiment, terminals in the substrate are electrically connected to provide inter-chip electrical communication. This expands the functionality of them multi-chip module. In an embodiment, the dice in the multi-chip module each include an integrated circuit memory. In an embodiment, a first die includes an integrated circuit memory and a second die includes an integrated circuit. In an embodiment, the second die includes a processor. In an embodiment, the second die includes logic circuits.
An embodiment of the present invention includes fixing an act substrate that has a plurality of dice to a base substrate. Electrical communication lines are formed between the die and respective package level terminals or pads on the base substrate. The backside of the base substrate remote from the active device substrate is removed to expose the package level terminals. The dice are separated with its respective portion of the base substrate, which at least partially includes package level terminals. In an embodiment, a top surface of the base substrate is coated with an adhesive. In an embodiment, the removing the backside of the base substrate includes back grinding the base substrate. In an embodiment, separating the dice includes singulation, for example by laser. In an embodiment, forming electrical connections includes forming a conductive trace from a top bond pad of a die along the side of the die to contact a package level terminal. In an embodiment, the conductive trace is formed by a metal redistribution process.
An embodiment of the present invention is directed to a chip-scale-packaging method including fixing two substrates together and forming electrical contacts between active devices on the two substrates. In an embodiment, the two substrates each include a plurality of dice that contain the active integrated circuits. The dice are singulated to form discrete packages with contacts on each die and along the sides of the package. In an embodiment, fixing the two substrates together includes coating the top surface of the second substrate with an adhesive and curing the adhesive to fix the second substrate on the first substrate. In an embodiment, the first substrate is placed on the adhesive layer such that the saw streets of the first substrate align with the saw streets of the second substrate. In an embodiment, a plurality of through apertures are formed in the aligned first and second saw streets. The electrical connections from the first dice on the first substrate are formed through the through apertures to the second dice on the second substrate. In an embodiment, forming electrical connections from the first dice on the first substrate to the second dice on the second substrate includes routing a conductive trace from a first bond pad on an active device surface of the first substrate to a second bond pad on an active device surface of the second substrate through the through aperture. In an embodiment, singulating dice includes mechanically cutting the saw streets. In an embodiment, singulating dice includes lazing the saw streets. In an embodiment, cutting the saw streets includes partially cutting the electrical connection in the through apertures such that a portion of the electrical connection in a specific through aperture remains with each of the dice adjacent the through aperture. In an embodiment, forming electrical connections includes forming metal traces including at least one metal from a group consisting essentially of copper and aluminum. In an embodiment, forming through apertures and/or cutting the saw streets include cutting a kerf in at least one of the saw streets
Embodiments of the present invention further include connecting the chip-scale package to a further substrate such as a circuit board. The chip-scale-package of an embodiment of the present invention includes contacts at the top of the die, along the side of the die and at the terminals formed in the substrate.
The present invention also includes substrates, wafers, integrated circuit packages, electrical devices, memory devices, memory units, memory modules, electrical systems, computers, which include a chip-scale-package according to the present invention.
These and other embodiments, aspects, advantages, and features of the present invention will be set forth in part in the description which follows, and in part will become apparent to those skilled in the art by reference to the following description of the invention and referenced drawings or by practice of the invention. The aspects, advantages, and features of the invention are realized and attained by means of the instrumentalities, procedures, and combinations particularly pointed out in the appended claims.
In the following detailed description of the embodiments, reference is made to the accompanying drawings which form a part hereof, and in which is shown by way of illustration specific embodiments in which the inventions may be practiced. These embodiments are described in sufficient detail to enable those skilled in the art to practice the invention, and it is to be understood that other embodiments may be utilized and that process, electrical or mechanical changes may be made without departing from the scope of the present invention. The terms wafer and substrate used in the following description include any base semiconductor structure. Both are to be understood as including silicon-on-sapphire (SOS) technology, silicon-on-insulator (SOI) technology, thin film transistor (TFT) technology, doped and undoped semiconductors, epitaxial layers of a silicon supported by a base semiconductor structure, as well as other semiconductor structures well known to one skilled in the art. The following detailed description is, therefore, not to be taken in a limiting sense, and the scope of the present invention is defined only by the appended claims and their equivalents.
The present description uses the relative terms Atop@ and Aback@ when referring to the substrate on which integrated circuits are formed. The term Atop@ herein refers to the surface on which the layers that form an active integrated circuit structure are fabricated. The term Aback@ herein refers to the region of the substrate beneath the surface on which active circuit structures are fabricated.
A base substrate is formed separately from the active die substrate. The base substrate is adapted to provide electrical communication terminals for the active dice in a wafer level package. The base substrate is composed of a non-conductive material. In an embodiment, the base substrate is crystalline silicon. In an embodiment, the base substrate is a wafer. Package level terminals are formed on a top surface of the base substrate, 107. Such package level terminals are patterned, discrete conductive pads. In an embodiment, the package level terminals are formed of a metal. In an embodiment, the metal is copper. In an embodiment, the metal is aluminum. If electrical communication is required between the package level terminals, then conductive lines or traces are formed on the base substrate between the package level terminals, 109.
The top surface of the base substrate is coated with an adhesive, 111. In an embodiment, the adhesive is spin coated on the base substrate top surface. In an embodiment, the adhesive is pattern coated on the base substrate top surface. Examples of patterning the adhesive include screen printing and jet printing. The adhesive includes a polymide (PI) in an embodiment. The adhesive includes a benzocyclobutene (BCB) in an embodiment.
The singulated dice are picked and placed on the adhesive layer generally over the package level terminals, 113. The adhesive is cured to fix the dice to the base substrate. In an embodiment with the adhesive covering the package level terminals, the adhesive is removed from over at least a portion of the package level terminals. That is, the package level terminals extend outwardly from the footprint of the die. Thus, the adhesive that is not beneath the die is at least partially removed to expose a portion of the terminal.
Conductive lines are formed from the input/output pads of the dice to the package level terminals, 115. The die input/output pads are on the top surface. The conductive lines extend outwardly from the die input/output pads and down the side of the die through the adhesive layer to physically and electrically contact the package level terminals. In an embodiment, the conductive lines include castellation lines. In an embodiment, the conductive lines are formed by a redistribution layer process. The redistribution layer process includes blanket depositing a metal redistribution layer on the die and on at least the package level terminals of the base substrate. Next, a radiant sensitive film, such as a wet film resist, or a dry film resist, is blanket deposited on the redistribution layer. The radiant sensitive film is then exposed to a radiant source, e.g., a light source or laser, to the pattern of conductor lines. Development of the exposed radiant sensitive film forms a mask that can be used to etch the pattern of conductor lines. Such an etching process is known in the art as a “subtractive” process. An Aadditive@ process could also be used where the mask is patterned and then the conductor for the redistribution layer is deposited in the spaces in the mask. The mask and any conductive material on the mask is then removed. In an embodiment, the conductive material for the conductive lines is a metal. In an embodiment, the metal includes copper. In an embodiment, the metal includes aluminum.
In an embodiment of the present invention, a plurality of the die remain joined on the base substrate to form a multi-chip module. Such a multi-chip module increases the functionality of the individual die. For example, different types of integrated circuits are in different die in the multi-chip module such as logic circuits or processors and memory devices. The gaps between the die on the base substrate are filled with a non-conductive material, 117. This increases the mechanical strength of the multi-chip module.
The backside of the package level terminals remain covered by the backside of the base substrate. The backside of the base substrate is removed, 119, to expose the back of the package level terminals, which are connected to a die input/output pad through the conductive lines. In an embodiment, either a wet or dry etching process can be used to etch the backside of the substrate to form a thinned substrate. For thinning by wet etching, an etchant solution containing a mixture of KOH (Potassium Hydroxide) and H2O can be utilized. A one to one solution at a temperature of about 60 degrees to 80 degrees C. will etch monocrystalline silicon at an etch rate of about 300 to 800 angstroms/min. Another wet etching process can be performed using an isotropic etch of HNO3 and HF producing an etch rate of 55-60 Φm/min. A dry etch process with an etchant such as a species of chlorine can also be utilized. In this case, the etch rate will be much slower than specified above. Alternately, thinning can be performed using chemical mechanical polishing (CMP). CMP includes a mechanical pad and a silica based slurry composition to back polish or back grind the substrate without chemical etching. The back surface of the package level terminals are now exposed.
A very thin sliver of the base substrate remains connecting the package level terminals to each other. This remaining base substrate sliver is cut to singulate the wafer level packages, 121, which include a die and a portion of the base substrate and portions of the package level terminals. Each packaged die is singulated from the other packaged dies in an embodiment. In an embodiment, a plurality of die remain together to form a multi-chip module that is singulated from other die and/or other multi-chip modules.
In an embodiment, the singulated die or singulated multi-chip modules are attached to a further electronic base, 123. One type of electronic base is a circuit board such as a PCB. The exposed package level terminals are electrically connected to conductors, such as land patterns, on the further electronic base. In an embodiment, the singulated die or multi-chip module are fixed to a further electronic base using surface mount technology.
Referring now to
Circuit Modules
As shown in
Numeral 2052 in
Some examples of a circuit module include memory modules, device drivers, power modules, communication modems, processor modules and application-specific modules, and may include multilayer, multichip modules. Such modules will have a chip receiver in which a chip according to the present invention is insetted. Circuit module 2000 may be a subcomponent of a variety of electronic systems, such as a clock, a television, a cell phone, a personal computer, an automobile, an industrial control system, an aircraft and others. Such modules will have a circuit module receiver in which a circuit module according to the present invention is inserted. Circuit module 2000 will have a variety of leads 20051 through 2005N extending therefrom and coupled to the package level terminals 202 or conductive traces 323 of substrate level packaged dice 2001 providing unilateral or bilateral communication and control.
Electronic Systems
It is desired to reduce the size of packaged components. This results in packaging material savings and increases throughput by reducing packaging fabrication times. Moreover, with the growing popularity of smaller electronic device the electronic components must be as small as possible. The present invention further provides methods for producing a packaged die. In an embodiment, dice are fixed on a base substrate that has contacts or terminals formed thereon. The dice are electrically connected to the terminals. For example, top level I/O pads of the dice are connected to the terminals by conductive traces running from the top of the dice along its side to the terminals below the dice. The backside of the base substrate is removed to expose the backside of the terminals thereby forming a true chip-size package. The die can now be singulated. This process can be performed at the wafer foundry thereby increasing fabrication throughput. Wafer foundries have fabrication and substrate handling equipment to facilitate the present process.
Although specific embodiments have been illustrated and described herein, it will be appreciated by those of ordinary skill in the art that any arrangement which is calculated to achieve the same purpose may be substituted for the specific embodiments shown. Many adaptations of the invention will be apparent to those of ordinary skill in the art. For example, other integrated circuit processing equipment may be utilized in conjunction with the invention. For another example, other integrated circuit fabrication processes are adapted to produce the dies and chips according to the present invention. Accordingly, this application is intended to cover any adaptations or variations of the invention. It is manifestly intended that this invention be limited only by the following claims and equivalents thereof.
Number | Date | Country | Kind |
---|---|---|---|
200302511 | May 2003 | SG | national |
This application is a divisional of U.S. application Ser. No. 15/339,290, filed Oct. 31, 2016, which is a divisional of U.S. application Ser. No. 14/053,233, filed Oct. 14, 2013, now issued as U.S. Pat. No. 9,484,225, which is a divisional of U.S. application Ser. No. 13/299,120, filed Nov. 17, 2011, now issued as U.S. Pat. No. 8,555,495, which is a divisional of U.S. application Ser. No. 12/705,923, filed Feb. 15, 2010, now issued as U.S. Pat. No. 8,065,792, which is a divisional of U.S. application Ser. No. 10/744,632, filed Dec. 23, 2003, now issued as U.S. Pat. No. 7,712,211, which claims priority under Title 35, USC 119, to Singapore Application No. 200302511-1, filed May 6, 2003, all of which are incorporated in their entirety herein by reference.
Number | Name | Date | Kind |
---|---|---|---|
3617938 | Denes et al. | Nov 1971 | A |
3691707 | Von Arx et al. | Sep 1972 | A |
3735214 | Renskers et al. | May 1973 | A |
3991296 | Kojima et al. | Nov 1976 | A |
4085038 | Esseluhn | Apr 1978 | A |
4141456 | Hart | Feb 1979 | A |
4355457 | Barlett et al. | Oct 1982 | A |
4610079 | Abe et al. | Sep 1986 | A |
4668032 | Bouvier et al. | May 1987 | A |
4764846 | Go | Aug 1988 | A |
4786960 | Jeuch | Nov 1988 | A |
4790894 | Homma et al. | Dec 1988 | A |
4811722 | Brehm et al. | Mar 1989 | A |
4871418 | Wittlinger et al. | Oct 1989 | A |
4896459 | Brandt | Jan 1990 | A |
4900893 | Yamazaki et al. | Feb 1990 | A |
4930216 | Nelson | Jun 1990 | A |
4961821 | Drake et al. | Oct 1990 | A |
4983251 | Haisma et al. | Jan 1991 | A |
5079222 | Yamazaki | Jan 1992 | A |
5081049 | Green et al. | Jan 1992 | A |
5091331 | Delgado et al. | Feb 1992 | A |
5107586 | Eichelberger et al. | Apr 1992 | A |
5126286 | Chance et al. | Jun 1992 | A |
5146308 | Chance et al. | Sep 1992 | A |
5166097 | Tanielian | Nov 1992 | A |
5185295 | Goto et al. | Feb 1993 | A |
5200362 | Lin et al. | Apr 1993 | A |
5218229 | Farnworth | Jun 1993 | A |
5219796 | Quinn et al. | Jun 1993 | A |
5272114 | van Berkum, et al. | Dec 1993 | A |
5294381 | Iguchi et al. | Mar 1994 | A |
5302554 | Kashiwa et al. | Apr 1994 | A |
5302849 | Cavasin | Apr 1994 | A |
5356081 | Sellar | Oct 1994 | A |
5500503 | Pernicka et al. | Mar 1996 | A |
5543365 | Wills et al. | Aug 1996 | A |
5552345 | Schrantz et al. | Sep 1996 | A |
5606198 | Ono et al. | Feb 1997 | A |
5648684 | Bertin et al. | Jul 1997 | A |
5656553 | Leas et al. | Aug 1997 | A |
5661901 | King | Sep 1997 | A |
5663105 | Sua et al. | Sep 1997 | A |
5729437 | Hashimoto | Mar 1998 | A |
5780806 | Ferguson et al. | Jul 1998 | A |
5804314 | Field et al. | Sep 1998 | A |
5825076 | Kotvas et al. | Oct 1998 | A |
5844317 | Bertolet et al. | Dec 1998 | A |
5846375 | Gilchrist et al. | Dec 1998 | A |
5852624 | Matsuyama et al. | Dec 1998 | A |
5856937 | Chu et al. | Jan 1999 | A |
5879964 | Paik et al. | Mar 1999 | A |
5888884 | Wojnarowski | Mar 1999 | A |
5900582 | Tomita et al. | May 1999 | A |
5902499 | Richerzhagen | May 1999 | A |
5904546 | Wood et al. | May 1999 | A |
5904548 | Orcutt | May 1999 | A |
5910687 | Chen et al. | Jun 1999 | A |
5925934 | Lim | Jul 1999 | A |
5952611 | Eng et al. | Sep 1999 | A |
5961852 | Rafla-Yuan et al. | Oct 1999 | A |
5990566 | Farnworth et al. | Nov 1999 | A |
6002163 | Wojnarowski | Dec 1999 | A |
6004188 | Roy | Dec 1999 | A |
6007730 | Shiomi et al. | Dec 1999 | A |
6008069 | Yamada | Dec 1999 | A |
6034438 | Petersen | Mar 2000 | A |
6040618 | Akram | Mar 2000 | A |
6054760 | Tovar et al. | Apr 2000 | A |
6072236 | Akram et al. | Jun 2000 | A |
6075710 | Lau | Jun 2000 | A |
6083218 | Chou | Jul 2000 | A |
6084175 | Perry et al. | Jul 2000 | A |
6087203 | Eng | Jul 2000 | A |
6096635 | Mou et al. | Aug 2000 | A |
6117704 | Yamaguchi et al. | Sep 2000 | A |
6130401 | Yoo et al. | Oct 2000 | A |
6133065 | Akram | Oct 2000 | A |
6137164 | Yew et al. | Oct 2000 | A |
6156030 | Neev | Dec 2000 | A |
6163010 | Kobsa | Dec 2000 | A |
6204186 | Chaudhry et al. | Mar 2001 | B1 |
6211488 | Hoekstra et al. | Apr 2001 | B1 |
6211572 | Fjelstad et al. | Apr 2001 | B1 |
6214703 | Chen et al. | Apr 2001 | B1 |
6221751 | Chen et al. | Apr 2001 | B1 |
6228687 | Akram et al. | May 2001 | B1 |
6236107 | Chan et al. | May 2001 | B1 |
6257224 | Yoshino et al. | Jul 2001 | B1 |
6268642 | Hsuan et al. | Jul 2001 | B1 |
6271060 | Zandman et al. | Aug 2001 | B1 |
6291317 | Salatino et al. | Sep 2001 | B1 |
6291894 | Farnworth et al. | Sep 2001 | B1 |
6294837 | Akram et al. | Sep 2001 | B1 |
6295978 | Wark et al. | Oct 2001 | B1 |
6319354 | Farnworth et al. | Nov 2001 | B1 |
6326689 | Thomas | Dec 2001 | B1 |
6365833 | Eng et al. | Apr 2002 | B1 |
6379999 | Tanabe | Apr 2002 | B1 |
6383835 | Hata et al. | May 2002 | B1 |
6387729 | Eng et al. | May 2002 | B2 |
6393685 | Collins | May 2002 | B1 |
6414374 | Faraworth et al. | Jul 2002 | B2 |
6420245 | Manor | Jul 2002 | B1 |
6427676 | Akram et al. | Aug 2002 | B2 |
6451627 | Coffman | Sep 2002 | B1 |
6462399 | Akram | Oct 2002 | B1 |
6462418 | Sakamoto et al. | Oct 2002 | B2 |
6521995 | Akram et al. | Feb 2003 | B1 |
6534382 | Sakaguchi et al. | Mar 2003 | B1 |
6548891 | Mashino | Apr 2003 | B2 |
6555294 | Albertini et al. | Apr 2003 | B1 |
6555447 | Weishauss et al. | Apr 2003 | B2 |
6562640 | Tseng et al. | May 2003 | B1 |
6562698 | Manor | May 2003 | B2 |
6593595 | Ono et al. | Jul 2003 | B2 |
6611052 | Poo et al. | Aug 2003 | B2 |
6611540 | Mueller | Aug 2003 | B1 |
6624505 | Badehi | Sep 2003 | B2 |
6635957 | Kwan | Oct 2003 | B2 |
6656765 | DiCaprio | Dec 2003 | B1 |
6669801 | Yoshimura et al. | Dec 2003 | B2 |
6677675 | Bolken | Jan 2004 | B2 |
6717245 | Kinsman et al. | Apr 2004 | B1 |
6733711 | Durocher et al. | May 2004 | B2 |
6734370 | Yamaguchi et al. | May 2004 | B2 |
6735231 | Ono | May 2004 | B2 |
6743696 | Jeung et al. | Jun 2004 | B2 |
6750547 | Jeung et al. | Jun 2004 | B2 |
6805808 | Fujii et al. | Oct 2004 | B2 |
6836009 | Koon et al. | Dec 2004 | B2 |
6894386 | Poo et al. | May 2005 | B2 |
6930382 | Sawada et al. | Aug 2005 | B2 |
6946324 | McLellan et al. | Sep 2005 | B1 |
7071018 | Mason et al. | Jul 2006 | B2 |
7198969 | Khandros et al. | Apr 2007 | B1 |
7342320 | Hedler et al. | Mar 2008 | B2 |
7358154 | Poo et al. | Apr 2008 | B2 |
7375009 | Chua et al. | May 2008 | B2 |
7675169 | Poo et al. | Mar 2010 | B2 |
7712211 | Chia et al. | May 2010 | B2 |
7820484 | Chua et al. | Oct 2010 | B2 |
8065792 | Chia et al. | Nov 2011 | B2 |
8106488 | Chua et al. | Jan 2012 | B2 |
8555495 | Poo et al. | Oct 2013 | B2 |
8564106 | Kwang | Oct 2013 | B2 |
9484225 | Poo et al. | Nov 2016 | B2 |
20010000631 | Zandman et al. | May 2001 | A1 |
20010021541 | Akram et al. | Sep 2001 | A1 |
20010030357 | Murata | Oct 2001 | A1 |
20010034564 | Jones | Oct 2001 | A1 |
20010040152 | Higashi et al. | Nov 2001 | A1 |
20010054606 | Weishauss et al. | Dec 2001 | A1 |
20020001882 | Eng et al. | Jan 2002 | A1 |
20020019069 | Wada | Feb 2002 | A1 |
20020030245 | Hanaoka et al. | Mar 2002 | A1 |
20020031864 | Ball | Mar 2002 | A1 |
20020031899 | Manor | Mar 2002 | A1 |
20020046997 | Nam et al. | Apr 2002 | A1 |
20020086137 | Brouillette et al. | Jul 2002 | A1 |
20020089043 | Park et al. | Jul 2002 | A1 |
20020094607 | Gebauer et al. | Jul 2002 | A1 |
20020123213 | Williams | Sep 2002 | A1 |
20020139577 | Miller | Oct 2002 | A1 |
20020164838 | Moon et al. | Nov 2002 | A1 |
20020170896 | Choo et al. | Nov 2002 | A1 |
20020190435 | O'Brien et al. | Dec 2002 | A1 |
20030006795 | Asayama et al. | Jan 2003 | A1 |
20030052098 | Kim et al. | Mar 2003 | A1 |
20030060034 | Beyne et al. | Mar 2003 | A1 |
20030071335 | Jeung et al. | Apr 2003 | A1 |
20030071341 | Jeung et al. | Apr 2003 | A1 |
20030082845 | Hoffman et al. | May 2003 | A1 |
20030127428 | Fujii et al. | Jul 2003 | A1 |
20040026382 | Richerzhagen | Feb 2004 | A1 |
20040056008 | Choo et al. | Mar 2004 | A1 |
20040188400 | Peng et al. | Sep 2004 | A1 |
20050029668 | Poo et al. | Feb 2005 | A1 |
20060084240 | Poo et al. | Apr 2006 | A1 |
20080054423 | Poo et al. | Mar 2008 | A1 |
20080211113 | Chua et al. | Sep 2008 | A1 |
20100146780 | Chia et al. | Jun 2010 | A1 |
20110018143 | Chua et al. | Jan 2011 | A1 |
20120064697 | Chia et al. | Mar 2012 | A1 |
20120119263 | Chua et al. | May 2012 | A1 |
20140045280 | Poo et al. | Feb 2014 | A1 |
20170047231 | Poo et al. | Feb 2017 | A1 |
Number | Date | Country |
---|---|---|
2330426 | Nov 1998 | CA |
689245 | Dec 1995 | EP |
0689245 | Dec 1995 | EP |
0802416 | Oct 1997 | EP |
0818818 | Jan 1998 | EP |
1071126 | Jan 2001 | EP |
1073099 | Jan 2001 | EP |
58-036939 | Mar 1983 | JP |
59-097545 | Jun 1984 | JP |
60127743 | Jul 1985 | JP |
61064176 | Apr 1986 | JP |
62224515 | Oct 1987 | JP |
36-2046544 | Feb 1990 | JP |
2001-026435 | Jan 2001 | JP |
2002-170904 | Jun 2002 | JP |
142115 | May 2008 | SG |
WO-9956907 | Nov 1999 | WO |
WO-0075983 | Dec 2000 | WO |
WO-0075985 | Dec 2000 | WO |
WO-0175966 | Oct 2001 | WO |
Entry |
---|
“Singapore Application Serial No. 200302511-1, Search Report dated May 12, 2005”, 17 pgs. |
Number | Date | Country | |
---|---|---|---|
20190362988 A1 | Nov 2019 | US |
Number | Date | Country | |
---|---|---|---|
Parent | 15339290 | Oct 2016 | US |
Child | 16435200 | US | |
Parent | 14053233 | Oct 2013 | US |
Child | 15339290 | US | |
Parent | 13299120 | Nov 2011 | US |
Child | 14053233 | US | |
Parent | 12705923 | Feb 2010 | US |
Child | 13299120 | US | |
Parent | 10744632 | Dec 2003 | US |
Child | 12705923 | US |