The present application is based on International Application No. PCT/EP2008/050970, filed on Jan. 28, 2008, which in turn corresponds to French Application No. 07 00625, filed on Jan. 30, 2007, and priority is hereby claimed under 35 USC §119 based on these applications. Each of these applications are hereby incorporated by reference in their entirety into the present application.
The field of the invention is that of the interconnection of 3D electronic modules and more precisely the vertical interconnection thereof.
A 3D electronic module is a stack of heterogeneous electronic components. The term “heterogeneous component” is understood to mean an electronic component comprising at the same time one or more active and/or passive components connected together and thus forming an electronic circuit ensuring a given electronic function. The active component comprises any component usually called a “chip” and employing semiconductor technology; it may for example be a diode, a transistor, an integrated circuit, a dedicated ASIC circuit, a memory or a microprocessor. The term “passive component” is understood to mean the other components, whether these be conventional surface-mounted components of the resistor, capacitor or inductor type, or electromechanical components etched into the silicon and known as MEMS (microelectromechanical systems).
The term “vertical interconnection” is understood to mean interconnection in the stacking direction.
There are many techniques for interconnecting 3D electronic modules, which may be divided into two families:
The invention relates to the vertical interconnection of such wafers.
According to a known technique, these wafers are interconnected by means of vias, i.e. holes passing through the wafer in its thickness direction, which are electrically isolated therefrom and then metallized. The components are connected to the vias. The interconnection of metallized vias is tricky, and is based on the following methods:
In general, these methods require:
In addition, the 3D modules obtained are individually checked, but the quality of the interconnects is not.
The aim of the invention is to substantially overcome these drawbacks.
The invention is based on interconnection by the sintering of silver nanoparticles present in an ink deposited on vias.
More precisely, the subject of the invention is a method of interconnecting electronic components of a first wafer with electronic components of a second wafer. Each wafer has metallized vias which pass through the wafer in the thickness direction. A drop of conductive ink containing solvents is deposited on each via of the first wafer. The second wafer is stacked on the first so that the vias of the second wafer are substantially superposed on the vias of the first wafer. 50 to 90% of the solvents contained in the drops are removed by heating or applying a vacuum, so as to obtain a pasty ink. The pasty ink drops are laser sintered so as to produce electrical connections between the superposed metallized vias.
According to one feature of the invention, it includes an additional step of checking at least one electrical connection by means of an integrated laser diode.
The first wafer is optionally a wafer connected beforehand to at least one other wafer.
The conductive ink typically comprises nanoparticles of a metal such as Ag or Cu or Au.
Still other objects and advantages of the present invention will become readily apparent to those skilled in the art from the following detailed description, wherein the preferred embodiments of the invention are shown and described, simply by way of illustration of the best mode contemplated of carrying out the invention. As will be realized, the invention is capable of other and different embodiments, and its several details are capable of modifications in various obvious aspects, all without departing from the invention. Accordingly, the drawings and description thereof are to be regarded as illustrative in nature, and not as restrictive.
The present invention is illustrated by way of example, and not by limitation, in the figures of the accompanying drawings, wherein elements having the same reference numeral designations represent like elements throughout and wherein:
a, 1b, 1c, 1d, 1e and 1f schematically show cross-sectional views of various embodiments of vias;
a, 2a′, 2b, 2b′, 2c, 2c′, 2d, 2d′, 2e and 2e′ schematically illustrate cross-sectional views of various steps in the interconnection method according to the invention; and
FIGS. 3 and 3′ illustrate a cross-sectional view of one of the steps for interconnecting a stack of three wafers according to the invention.
The invention relates to the vertical interconnection of wafers provided with metallized vias, each wafer comprising a multitude of identical heterogeneous components electrically connected to one another and/or to these vias. A wafer typically has a thickness of 10 to 200 μm.
Several embodiments of vias are envisioned, these being described in relation to
The various steps of the method according to the invention will now be described in relation to FIGS. 2 and 2′. The vias 1 shown in
A drop 3 of conductive ink between 1 and 20 μm in thickness is deposited on each via 1 of a first wafer T1, this drop being centered by the optional collar or substantially covering the latter when it is a disk, as illustrated in
A second wafer T2 is stacked on the first, so that the vias 1 of the second wafer are perfectly or virtually superposed on those of the first. This can be seen in
The solvents contained in the ink drop are partially removed by heating in an oven at a temperature below 100° C. or in a vacuum by creating an underpressure of between 100 and 200 mbar. The purpose of this solvent removal, illustrated by the arrows 33 in
Referring to
The heat 34, which is mainly directed onto the upper face a of the wafer T2, diffuses into the metallized central pillar of the via 1 which channels this heat and conducts it to the disk 2 on the lower face b of the wafer T2. This disk 2, which is in contact with the ink drop 3, conducts the heat into this drop, which is also in contact (possibly in partial contact) with the disk 2 of the upper face a of the first wafer T1. The heat serves to sinter the silver particles between the lower disk 2 of the second wafer T2 and the upper disk 2 of the first wafer T1, even if these disks are not perfectly superposed as illustrated in the figures. An electrical connection 31 is thus made between the vias 1 of the first and second wafers T1, T2.
Next, it is preferred to carry out a step of checking the connection 31 between the two wafers T1, T2 (cf.
After having stacked and connected two wafers T1, T2, the method may be repeated so as to connect a third wafer T3 to the upper wafer T2 of the already connected stack, and so on so as to obtain a stack of n wafers, where n>3. The step of stacking the wafer T3 after ink drops have been deposited on the wafer T2, corresponding to the step shown in
It will be readily seen by one of ordinary skill in the art that the present invention fulfils all of the objects set forth above. After reading the foregoing specification, one of ordinary skill in the art will be able to affect various changes, substitutions of equivalents and various aspects of the invention as broadly disclosed herein. It is therefore intended that the protection granted hereon be limited only by definition contained in the appended claims and equivalents thereof.
Number | Date | Country | Kind |
---|---|---|---|
07 00625 | Jan 2007 | FR | national |
Filing Document | Filing Date | Country | Kind | 371c Date |
---|---|---|---|---|
PCT/EP2008/050970 | 1/28/2008 | WO | 00 | 7/8/2009 |
Publishing Document | Publishing Date | Country | Kind |
---|---|---|---|
WO2008/095811 | 8/14/2008 | WO | A |
Number | Name | Date | Kind |
---|---|---|---|
4408256 | Val | Oct 1983 | A |
4518818 | Le Ny et al. | May 1985 | A |
4755910 | Val | Jul 1988 | A |
5323533 | Val | Jun 1994 | A |
5400218 | Val | Mar 1995 | A |
5461545 | Leroy et al. | Oct 1995 | A |
5526230 | Val | Jun 1996 | A |
5526563 | Tamaki et al. | Jun 1996 | A |
5637536 | Val | Jun 1997 | A |
5640760 | Val et al. | Jun 1997 | A |
5847448 | Val et al. | Dec 1998 | A |
5885850 | Val | Mar 1999 | A |
6163957 | Jiang et al. | Dec 2000 | A |
6307261 | Val et al. | Oct 2001 | B1 |
6523250 | Erpelding et al. | Feb 2003 | B2 |
6716672 | Val | Apr 2004 | B2 |
6809367 | Val | Oct 2004 | B2 |
7476965 | Val et al. | Jan 2009 | B2 |
20030079680 | Fukunaga et al. | May 2003 | A1 |
20030173673 | Val | Sep 2003 | A1 |
20040092099 | Hanaoka et al. | May 2004 | A1 |
20040188819 | Farnworth et al. | Sep 2004 | A1 |
20050012188 | Val | Jan 2005 | A1 |
20050098775 | Kondo | May 2005 | A1 |
20050104181 | Lee et al. | May 2005 | A1 |
20070117369 | Val et al. | May 2007 | A1 |
20080170374 | Val | Jul 2008 | A1 |
20080289174 | Val | Nov 2008 | A1 |
20080316727 | Val et al. | Dec 2008 | A1 |
Number | Date | Country |
---|---|---|
0283003 | Sep 1988 | EP |
1452326 | Sep 2004 | EP |
Number | Date | Country | |
---|---|---|---|
20100276081 A1 | Nov 2010 | US |