Ikeda, Hiroaki et al., “100 MHz Serial Access Architecture for 4Md Field Memory,” Symposium of VLSI Circuits, Digest of Technical Papers, pp. 11-12 (Jun. 1990). |
Takasugi, A. et al., “A Data Transfer Architecture for Fast Multi-Bit Serial Access Mode DRAM”, 11TH European Solid State Circuits Conference, Toulouse France pp. 161-165 (Sep. 1985). |
Ray Pinkham et al., “A 128Kx8 70-MHz Multiport Video RAM with Auto Register Reload and 8x4 WRITE Feature,” IEEE Journal of Solid State Circuits, vol. 23, No. 3, pp. 1133-1139 (Oct. 1988). |
Graham, Andy et al., “Pipelined static RAM endows cache memories with 1-ns speed”, Electronic Design pp. 157-170 (Dec. 1984). |
Robert J. Lodi et al., “Chip and System Characteristics of a 2048-Bit MNOS-BORAM LSI Circuit,” IEEE International Solid-State Circuits Conference, (Feb. 1976). |
Pinkham, Raymond, “A High Speed Dual Port Memory with Simultaneous Serial and Random Mode Access for Video Applications,” IEEE Journal of Solid-State Circuits, vol. SC-19, No. 6, pp. 999-1007 (Dec. 1984). |
Ishimoto, S. et al., “A 256K Dual Port Memory,” ISSCC Digest of Technical Papers, p. 38-39 (Feb. 1985). |
Tomoji Takada et al., “A Video Codec LSI for High-Definition TV Systems with One-Transistor DRAM Line Memories,” IEEE Journal of Solid-State Circuits, vol. 24, No. 6, pp. 1656-1659 (Dec. 1989). |
Amitai, Z., “Burst Mode Memories Improve Cache Design,” WESCON/90 Conference Record, pp. 29-32 (Nov. 1990). |
Robert J. Lodi et al., “MNOS-BORAM Memory Characteristics,” IEEE Journal of Solid-State Circuits, vol. SC-11, No. 5, pp. 622-631 (Oct. 1976). |
M. Horowitz et al., “MIPS-X: A 20-MIPS Peak 32-bit Microprocessor with on-Chip Cache”, IEEE Journal of Solid State Circuits, vol. 22, No. 5, pp. 790-799 (Oct. 1987). |
S. Watanabe et. al., “An Experimental 16-Mbit CMOS DRAM Chip with a 100-MHz Serial READ/WRITE Mode”, IEEE Journal of Solid State Circuits, vol. 24, No. 3, pp. 763-770 (Jun. 1982). |
T.L. Jeremiah et. al., “Synchronous Packet Switching Memory and I/O Channel,” IBM Tech. Disc. Bul., vol. 24, No. 10, pp. 4986-4987 (Mar. 1982). |
L. R. Metzeger, “A 16K CMOS PROM with Polysilicon Fusible Links”, IEEE Journal of Solid State Circuits, vol. 18 No. 5, pp. 562-567 (Oct. 1983). |
A. Yuen et al., “A 32K ASIC Synchronous RAM Using a Two-Transistor Basic Cell”, IEEE Journal of Solid State Circuits, vol. 24, No. 1, pp. 57-61 (Feb. 1989). |
D.T. Wong et al., “An 11-ns 8Kx18 CMOS Static RAM with 0.5-μm Devices”, IEEE Journal of Solid State Circuits, vol. 23 No. 5, pp. 1095-1103 (Oct. 1988). |
T. Williams et al., “An Experimental 1-Mbit CMOS SRAM with Configurable Organization and Operation”, IEEE Journal of Solid State Circuits, vol. 23 No. 5, pp. 1085-1094 (Oct. 1988). |
D. Jones, “Synchronous static ram”, Electronics and Wireless World, vol. 93, No. 1622, pp. 1243-1244 (Dec. 87). |
F. Miller et. al., “High Frequency System Operation Using Synchronous SRAMS”, Midcon/87 Conference Record, pp. 430-432 Chicago, IL, USA; Sep. 15-17, 1987. |
K. Ohta, “A 1-Mbit DRAM with 33-MHz Serial I/O Ports”, IEEE Journal of Solid State Circuits, vol. 21, No. 5, pp. 649-654 (Oct. 1986). |
K. Nogami et. al., “A 9-ns HIT-Delay 32-kbyte Cache Macro for High-Speed RISC”, IEEE Journal of Solid State Circuits, vol. 25 No. 1, pp. 100-108 (Feb. 1990). |
F. Towler et al., “A 128k 6.5ns Access/5ns Cycle CMOS ECL Static RAM”, 1989 IEEE International Solid State Circuits Conference, (Feb. 1989). |
M. Kimoto, “An 1.4ns/64kb RAM with 85ps/3680 Logic Array”, 1989 IEEE Custom Integrated Circuits Conference. |
H. L. Kalter et al. “A 50-ns 16 Mb DRAM with a 10-ns Data Rate and On-Chip ECC” IEEE Journal of Solid State Circuits, vol. 25 No. 5, pp. 1118-1128 (Oct. 1990). |
D. Wendell et al., “A 3.5ns, 2Kx9 Self Timed SRAM”, 1990 IEEE Symposium on VLSI Circuits (Feb. 1990). |
M. Bazes et. al., “A Programmable NMOS DRAM Controller for Microcomputer Systems with Dual-Port Memory and Error Checking and Correction”, IEEE Journal of Solid State Circuits, vol. 18 No. 2, pp. 164-172 (Apr. 1983). |
R. Schmidt, “A memory Control Chip of Formatting Data into Blocks Suitable for Video Applications”, IEEE Transactions on Circuits and Systems, vol. 36, No. 10 (Oct. 1989). |
D. K. Morgan “The CVAX CMCTL—A CMOS Memory Controller Chip”, Digital Technical Journal, No. 7 (Aug. 1988). |
T.C. Poon et. al., “A CMOS DRAM-Controller Chip Implementation”, IEEE Journal of Solid State Circuits, vol. 22 No. 3, pp. 491-494 (Jun. 1987). |
E.H. Frank “The SBUS: Sun's High Performance System Bus for RISC Workstations” Sun Microsystems Inc. 1990. |
K. Numata et al. “New Nibbled-Page Architecture for High Density DRAM's”, IEEE Journal of Solid State Circuits, vol. 24 No. 4, pp. 900-904 (Aug. 1989). |
Watanabe, T.; “Session XIX: High Density SRAMS”; IEEE International Solid State Circuits Conference pp. 266-267 (1987). |
Ohno, C.; “Self-timed RAM: STRAM”; Fujitsu Sci. TechJ., 24, 4, pp 293-300 (Dec. 1988). |
“Fast Packet Bus for Microprocessor Systems with Caches”, IBM Technical Disclosure Bulletin, pp. 279-282 (Jan. 1989). |
Gustavson, D. “Scalable Coherent Interface”; Invited Paper, COMPCON Spring '89, San Francisco, CA; IEEE, pp. 536-538 (Feb. 27-Mar. 3, 1989). |
James, D.; “Scalable I/O Architecture for Busses”; IEEE, pp. 539-544 (Apr. 1989). |
European Search Report for EPO Patent Application No. 00 101 1832. |
European Search Report for EPO Patent Application No. 89 30 2613. |
Z. Amitai, “New System Architectures for DRAM Control and Error Correction”, Monolithic Memories Inc., Electro/87 and Mini/Mico Northeast: focusing on the OEM Conference Reocrd, pp. 1132, 4/31-3, (Apr. 1987). |
N. Siddique, “100-MHz DRAM contrller Sparks Multiprocessor Designs”, Electronic Design, pp. 138-141, (Sep. 1986). |
H. Kuriyama et al., “A 4-Mbit CMOS SRAM with 8-NS Serial Access Time”, IEEE Symposium On VLSI circuits Digest Of Technical Papers, pp. 51-52, (Jun. 1990). |
J. Chun et al., “A 1.2ns GaAs 4K Read Only Memory”, IEEE Gallium Arsenide Integrated circuit Symposium Technical Digest, pp. 83-86, (Nov. 1988). |
A. Fielder et al., “A 3 NS IK X 4 Static Self-Timed GaAs RAM”, IEEE Gallium Arsenide Integrated Circuit Symposium Technical Digest, pp. 67-70, (Nov. 1988). |
JEDEC Standard No. 21C. |
European Search Report for EPO Patent Application No. 00 10 0018. |
European Search Report for EPO Patent Application No. 00 10 822. |
Grover et al., “Precision Time-Transfer in Transport Networks Using Digital Crossconnect Systems”, IEEE Paper 47.2 Globecom, 1988, pp 1544-1548. |
Knut Alnes, “Scalable Coherent Interface”, SCI-Feb89-doc52, (To appear in Eurobus Conference Proceedings May 1989, pp. 1-8. |
Gustavson et al., “The Scalable Interface Project (Superbus)” (Draft), SCI-22 Aug 88-doc1 pp 0-16, Aug. 22, 1988. |
Moussouris, J. “The Advanced Systems Outlook-Life Beyond RISC: The next 30 years in high-performance computing”, Computer Lettter, Jul. 31, 1989 (an edited excerpt from an address at the fourth annual conference on the Advanced Systems Outlook, in San Francisco, CA (Jun. 5). |
Hansen et al., “A RISC Microprocessor with Integral MMU and Cache Interface”, MIPS Computer Systems, Sunnyvale, CA, IEEE 1986 pp 145-148. |
Moussouris et al., “A CMOS Processor with Integrated Systems Functions”, MIPS Computer Systems, Sunnyvale, CA, IEEE 1986 pp 126-130. |
“LR2000 High Performance RISC Microprocessor Preliminary” LSI Logic Corp. 1988, pp 1-20. |
“LR2010 Floating Point Accelerator Preliminary” LSI Logic Corp. 1988, pp 1-20. |
“High Speed CMOS Databook”, Integrated Device Technology Inc. Santa Clara, CA, 1988 pp 9-1 to 9-9. |
“IDT 79R2010 RISC Floating Point Accelerator (FPA) Advance Information”, Integrated Device Technology, Inc. Santa Clara, CA, 1987, pp. 9-10 to 9-14. |
Riordan T. “MIPS R2000 Processor Interface 78-00005(C)”, MIPS Computer Systems, Sunnyvale, CA, Jun. 30, 1987, pp 1-83. |