In the electronics packaging industry, plasma cleaning with a gas mixture (such as an H2 mixture) may be performed to remove oxide formation.
In accordance with the present invention, disadvantages and problems associated with previous techniques for reducing formation of metal oxides on solder may be reduced or eliminated.
In certain embodiments, a system includes a deposition system and a plasma/bonding system. The deposition system deposits a solder outwardly from a substrate of a number of substrates. The plasma/bonding system comprises a plasma system configured to plasma clean the substrate and a bonding system configured to bond the substrates. The plasma/bonding system at least reduces reoxidation of the solder.
In certain embodiments, a method comprises depositing solder outwardly from a substrate, removing metal oxide from the substrate, and depositing a capping layer outwardly from the substrate to at least reduce reoxidation of the solder.
Certain embodiments of the invention may provide one or more technical advantages. A technical advantage of one embodiment may be that a plasma/bonding system may be used to at least reduce (or even prevent) formation of metal oxide. The system may plasma clean and then bond wafers without exposing the wafers to oxygen, which may at least reduce formation of metal oxide. A technical advantage of one embodiment may be that a capping layer may protect a wafer from exposure to oxygen, which may reduce formation of metal oxide.
Certain embodiments of the invention may include none, some, or all of the above technical advantages. One or more other technical advantages may be readily apparent to one skilled in the art from the figures, descriptions, and claims included herein.
For a more complete understanding of the present invention and its features and advantages, reference is now made to the following description, taken in conjunction with the accompanying drawings, in which:
Embodiments of the present invention and its advantages are best understood by referring to
Certain solders, such as Au80Sn20 solder, oxidize in air and form a metal oxide (such as Sn oxide). The presence of oxides can cause problems that may prevent formation of a good bond line. For example, the oxides may yield formation of voids that are susceptible to long term joint reliability problems such as hermeticity and/or joint failure, or may cause de-wetting of the solder during the bonding process. These problems can lead to yield loss or reliability problems.
Plasma clean with a gas mixture (such as an H2 mixture) may be performed to remove oxide formation. Oxide, however, may re-form as soon as the cleaned part is exposed to air. For example, for wafer level bonding using jetted solder (e.g., using jetted Au80Sn20 solder), Sn is readily oxidized in air after the solder is jetted, forming tin oxide.
As discussed further herein, certain embodiments may prevent re-formation of metal oxides (such as Sn oxides) in solder (such as Au80Sn20 solder) based bonding (such as wafer level bonding) of substrates during a wafer level packaging process. The substrates may have any suitable application, such as MEMS devices or IR detectors.
In certain embodiments, system 10 may operate on a substrate, such as a wafer. A wafer may be a thin slice of semiconductor material, such as silicon crystal. A wafer may be used in the fabrication of integrated circuits and other microdevices, and may serve as the substrate for microelectronic devices disposed within and outwardly from the wafer. Substrates may have any suitable application, such as microelectromechanical systems (MEMS) devices or infrared (IR) detectors. For example, a first substrate with a base metal stack (such as a Ti/Pt/Au metal stack, which can in certain embodiments be on a lid) and a second substrate with MEMS may be bonded together with solder.
In the illustrated example of
Printing system 20 may deposit solder on a substrate. In certain embodiments, printing system 20 may include a deposition system 26. Deposition system 26 deposits a solder outwardly from a substrate in any suitable manner. For example, solder may be deposited by solder-jetting. As another example, a solder preform, a specially designed shape of solder, may be used. Other example techniques include physical vapor deposition and plating. If preform or jetting is used, as soon as air exposure occurs, Sn from AuSn solder may be oxidized. In certain embodiments, tin oxide on the AuSn solder may be decreased or removed before bonding (or joining) of the substrates.
Solder comprises a fusible metal alloy with a melting point in the range of 90 to 450 degree Celsius (190 to 840.degree. F.) (such as 180 and 190.degree. C. (360 and 370.degree. F.)) that may be melted to join metallic surfaces. Solder may comprise any suitable combination of any suitable metals. Examples of metals include tin, lead, copper, silver, bismuth, indium, zinc, antimony, and traces of other metals. In certain examples, solder may comprise a gold-tin alloy, such as Au80Sn20.
In certain embodiments, printing system 20 may first form a pattern of photoresist that indicates areas to apply solder on a substrate. Deposition system 26 may then deposit solder as indicated by the areas.
Plasma/bonding system 24 plasma cleans substrates and bonds substrates together. Plasma/bonding system 24 may plasma clean in any suitable manner. In certain embodiments, plasma cleaning cleans substrates with an energetic plasma created from gas. Any suitable gas may be used, such as a gas comprising one or more of the following: hydrogen, nitrogen, argon, helium, or air. The plasma may be created by using high frequency voltages to ionize the low pressure gas. In the plasma, gas atoms are excited to higher energy states and ionized. The plasma activated atoms and ions behave like a molecular sandblast and break down organic contaminants. The contaminants are vaporized and removed.
Plasma/bonding system 24 may bond substrates in any suitable manner. In certain embodiments, plasma/bonding system 24 may align the substrates, one or more of which may have solder deposited on it. Plasma bonding system 24 may then apply pressure to one or more of the substrates to bond the substrates together.
Plasma/bonding system 24 at least reduces (and may even prevent) reformation of metal oxide on a substrate in any suitable manner. In certain embodiments, plasma/bonding system 24 may have one or more chambers designed to reduce exposure of the substrate to oxygen. A chamber may be an enclosure from which one or more gasses have been removed. For example, a chamber may be a vacuum chamber with a low pressure, such as less than or 10 to 20 pascal (Pa). As another example, a chamber may use one gas to push out another gas. For example, a nitrogen chamber may use nitrogen gas to push out oxygen gas to yield a low concentration of oxygen, such as less than 1 parts per million (ppm).
A chamber may have one or more ports, covered with vacuum flanges, to allow instruments or windows to be installed in the walls of the chamber. The chambers may be arranged in any suitable manner. Examples of plasma/bonding systems 24 are described in more detail with reference to
In further examples,
Referring first to
Referring briefly to
In certain embodiments, plasma/bonding system 24 of
Referring now to
Solder is deposited outwardly from the substrate at step 218. A gold layer is depositing outwardly from the substrate at step 219. The solder may be deposited by deposition system 26 in areas indicated by the photoresist pattern. The metal oxide is removed from the substrate at step 220. The metal oxide may be removed in any suitable manner, for example, by plasma cleaning or sputter etch. For example, the surface of the solder may be bombarded by energetic ions to removes all or substantially all of the oxide from the solder.
A capping layer is applied outwardly from the substrate at step 224. The capping layer may comprise a capping material that is resistant to oxidation, such as gold. Applying the capping layer right after removal of the metal oxide and prior to any exposure of the substrate to oxygen may prevent reformation of metal oxide.
The capping layer may be applied in any suitable manner. For example, physical vapor deposition (PVD) may be used to deposit the capping layer by condensation of a vaporized form of the capping material. PVD uses physical methods, such as plasma sputter bombardment or high temperature vacuum evaporation, to deposit material. In sputter deposition, capping material is sputtered, or ejected, from a source and deposited outwardly from the substrate. In evaporation deposition, capping material is evaporated in a vacuum, which allows the vapor particles to travel directly to the substrate. The vapor particles then condense and are deposited outwardly from the substrate. Another method for applying the capping layer, as shown in block 7 of
Referring again to
Photoresist and excess gold are removed at step 226. The surface is cleaned with O2 plasma at step 228. The substrate is aligned with another substrate at step 230. The substrates are bonded at step 234. The method then ends.
Modifications, additions, or omissions may be made to the systems and apparatuses disclosed herein without departing from the scope of the invention. The components of the systems and apparatuses may be integrated or separated. Moreover, the operations of the systems and apparatuses may be performed by more, fewer, or other components. Additionally, operations of the systems and apparatuses may be performed using any suitable logic comprising software, hardware, and/or other logic. As used in this document, “each” refers to each member of a set or each member of a subset of a set.
Modifications, additions, or omissions may be made to the methods disclosed herein without departing from the scope of the invention. The methods may include more, fewer, or other steps. Additionally, steps may be performed in any suitable order.
A component of the systems and apparatuses disclosed herein may include an interface, logic, memory, and/or other suitable element. An interface receives input, sends output, processes the input and/or output, and/or performs other suitable operation. An interface may comprise hardware and/or software.
Logic performs the operations of the component, for example, executes instructions to generate output from input. Logic may include hardware, software, and/or other logic. Logic may be encoded in one or more tangible media and may perform operations when executed by a computer. Certain logic, such as a processor, may manage the operation of a component. Examples of a processor include one or more computers, one or more microprocessors, one or more applications, and/or other logic.
In particular embodiments, the operations of the embodiments may be performed by one or more computer readable media encoded with a computer program, software, computer executable instructions, and/or instructions capable of being executed by a computer. In particular embodiments, the operations of the embodiments may be performed by one or more computer readable media storing, embodied with, and/or encoded with a computer program and/or having a stored and/or an encoded computer program.
A memory stores information. A memory may comprise one or more non-transitory, tangible, computer-readable, and/or computer-executable storage media. Examples of memory include computer memory (for example, Random Access Memory (RAM) or Read Only Memory (ROM)), mass storage media (for example, a hard disk), removable storage media (for example, a Compact Disk (CD) or a Digital Video Disk (DVD)), database and/or network storage (for example, a server), and/or other computer-readable medium.
Although this disclosure has been described in terms of certain embodiments, alterations and permutations of the embodiments will be apparent to those skilled in the art. Accordingly, the above description of the embodiments does not constrain this disclosure. Other changes, substitutions, and alterations are possible without departing from the spirit and scope of this disclosure, as defined by the following claims.
This application claims benefit under 35 U.S.C. .sctn.119(e) of U.S. Provisional Application Ser. No. 61/410,454, entitled “Plasma Removal of Metal Oxide,” filed Nov. 5, 2010, by Buu Diep et al., which is incorporated herein by reference.
Number | Name | Date | Kind |
---|---|---|---|
5223691 | Frei et al. | Jun 1993 | A |
5433371 | Morisako | Jul 1995 | A |
5492265 | Wandke | Feb 1996 | A |
5630917 | Guo | May 1997 | A |
5843239 | Shrotriya | Dec 1998 | A |
5972163 | Haji | Oct 1999 | A |
8278186 | Cha et al. | Oct 2012 | B2 |
20010032706 | Wensel | Oct 2001 | A1 |
20020094691 | Yokogawa et al. | Jul 2002 | A1 |
20030094442 | Barnett | May 2003 | A1 |
20050173057 | Suga et al. | Aug 2005 | A1 |
20060085965 | Suga et al. | Apr 2006 | A1 |
20060177580 | Yamazaki et al. | Aug 2006 | A1 |
20070111471 | Okada | May 2007 | A1 |
20100261332 | Kim et al. | Oct 2010 | A1 |
20100294435 | Maeda et al. | Nov 2010 | A1 |
20100310791 | Shimazu et al. | Dec 2010 | A1 |
20110210483 | Itoh et al. | Sep 2011 | A1 |
20120132522 | Foster et al. | May 2012 | A1 |
20120201955 | Yamazaki et al. | Aug 2012 | A1 |
20120237693 | Jackson et al. | Sep 2012 | A1 |
20140057459 | Shimazu et al. | Feb 2014 | A1 |
Number | Date | Country |
---|---|---|
63-293952 | Nov 1988 | JP |
04-311044 | Apr 1991 | JP |
11-163036 | Jun 1999 | JP |
2000-156456 | Jun 2000 | JP |
2002-050651 | Feb 2002 | JP |
2003-318220 | Nov 2003 | JP |
2005-268766 | Sep 2005 | JP |
2007-027346 | Feb 2007 | JP |
2007-281166 | Oct 2007 | JP |
2008-007348 | Jan 2008 | JP |
2009-105254 | May 2009 | JP |
1177097 | Sep 1985 | SU |
Entry |
---|
Langlois, Richard N., “Competition through Institutional Form: the Case of Cluster Tool Standards”, Department of Economics Working Paper Series, University of Connecticut, http://digitalcommons.uconn.edu/econ—wpapers/200410, 42 pages, May 1, 2004. |
“Wafer Bonding Machines & Services”, Applied Microengineering Ltd., Wafer Bonding service and aligned bonding machines, http://www.aml.co.uk/index.htm, 1 page. |
“Solder Jetting & Rework, SB2-Jet”, Pac Tech—Packaging Technologies, http://www.pactech.de/index.php?option=com—content&view=article&id=16&Itemid=6; 1 page. |
“Used MRC 603-11”, Bid-Service LLC, http://www.bidservice.com/—browses/—DHTML—PHOTOS.ASP?ProductID=12498&Mfg=M, 2 pages. |
“Used MRC Equipment in Stock”, Used MRC Equipment for Sale, Bid-Service, LLC, http://www.bidservice.com/browses/AlphaBrowses/DHTML—manufacturer.asp?mfg=MRC, 1 page. |
“AML-AWB Platform”, Aligner Wafer Bonders, Applied Microengineering Ltd. (AML), http://www.aml.co.uk, 6 pages. |
“EVG® 500 Series Wafer Bonding Systems”, EVGroup, www.evgroup.com/docs/—brochures/evg500series, 8 pages. |
Response filed with the INPI, Application No. 11 59998, filed Apr. 18, 2012, 9 pages. |
Office Action from the INPI dated Feb. 21, 2012, Application No. 11 59998 with English Translation, 5 pages. |
Japanese Patent Application No. 2011-238431Office Action dated Feb. 18, 2014, including English translation, 6 pages. |
Number | Date | Country | |
---|---|---|---|
20120111925 A1 | May 2012 | US |
Number | Date | Country | |
---|---|---|---|
61410454 | Nov 2010 | US |