Dual chip with heat sink

Information

  • Patent Grant
  • 6265771
  • Patent Number
    6,265,771
  • Date Filed
    Wednesday, January 27, 1999
    25 years ago
  • Date Issued
    Tuesday, July 24, 2001
    23 years ago
Abstract
An apparatus for simultaneously removing heat from two surfaces of a semiconductor structure includes a heat sink mounted to a front surface and a heat sink mounted to a back surface of the semiconductor structure. The structure can be two chips mounted in face-to-face arrangement, and the heat sinks remove heat from back surfaces of both chips.
Description




FIELD OF THE INVENTION




This invention generally relates to apparatus for removing heat from integrated circuits. More particularly it relates to arrangements for removing heat from a stack of integrated circuits.




BACKGROUND OF THE INVENTION




Heat sinks and heat slugs have been used to remove heat from the back of high power integrated circuit chips, as shown in U.S. Pat. Nos. 5,394,298 and 5,297,006. The thermal performance of these systems has not been adequate to accommodate very high power chips, however. The problem has been compounded for semiconductor structures in which chips are stacked. Thus, a better solution is needed that provides for improved heat removal, and this solution is provided by the following invention.




SUMMARY OF THE INVENTION




It is therefore an object of the present invention to provide an improved arrangement for removing heat from an integrated circuit chip or a stack of integrated circuit chips.




It is another object of the present invention to provide multiple heat sinks for a semiconductor structure.




It is another object of the present invention to provide a heat sink for a plurality of major surfaces of a semiconductor structure.




It is another object of the present invention to provide a heat sink for each chip of a dual chip stack.




It is a feature of the present invention that a heat sink is provided on the back of each chip of a dual chip stack.




It is an advantage of the present invention that heat is removed from the chips of a dual chip stack in an inexpensive package, such as a plastic package.




These and other objects, features, and advantages of the invention are accomplished by a semiconductor module, comprising a semiconductor structure having a first surface and a second surface. A first heat sink or heat slug thermally contacts the first surface. A second heat sink or heat slug thermally contacts the second surface.











BRIEF DESCRIPTION OF THE DRAWINGS





FIG. 1

is a perspective and a cross sectional view of a encapsulated module of the present invention, including stacked chips, each with a heat sink, in a lead frame package;





FIG. 2

is a cross sectional view of an embodiment of the invention in which the stacked chips are connected to each other and to a substrate of the package with C4 solder bumps, and one of the heat sinks is integrated into a cavity in the substrate of the package so that it extends from the back of one chip to an external surface of the package;





FIG. 3

is a cross sectional views of an embodiment of the invention similar to the embodiment of

FIG. 2

except the heat sink integrated into the substrate is a plane of metal in that substrate.





FIG. 4

is a cross sectional view of an embodiment of the invention in which the stacked chips are connected to each other with C4 solder bumps, the larger chip is connected to the substrate with wire bonds, the semiconductor structure is encapsulated in an overmolded molded ball grid array package (a form of injection molding), and one of the heat sinks is integrated into a substrate of the package so that it extends from the back of one chip through the substrate as vias;





FIGS. 5



a-




5




b


are a cross sectional views of an embodiment of the invention similar to the embodiment of

FIG. 4

except the chips are connected to each other and to the substrate with C4 solder bumps;





FIG. 6

is a cross sectional view of an embodiment of the invention similar to the embodiment of

FIG. 4

except the module is encapsulated in a dispensed material and one of the heat sinks extends as a cap;





FIG. 7

is a perspective and a cross sectional view of an embodiment of the invention similar to the embodiment of

FIG. 1

except the top chip has been replaced with a heat sink;





FIG. 8

is a perspective and a cross sectional view of an embodiment of the invention similar to the embodiment of

FIG. 7

except the C4 solder bumps have been eliminated; and





FIG. 9

is a cross sectional view of an embodiment of the invention in which the stacked chips are facing in the same direction, are connected to each other with wire bonds, and the heat sink or heat slug is mounted on an active surface of one of the chips.











DESCRIPTION OF THE INVENTION




The present invention provides a way to improve the cooling of high power chips and stacks of chips. Heat sinks or heat slugs are connected to a plurality of major surfaces of the chip or stack of chips so that the chip or chips can operate at a significantly lower temperature than would be possible using a single heat sink or heat slug. The chips with their heat sinks are then encapsulated in a plastic package or other package.




In one embodiment, active surface


10


of integrated circuit chip


12


faces active surface


14


of integrated circuit chip


16


, and contacts on the active surfaces of the two chips are connected together with C4 connections


18


, as illustrated in FIG.


1


. Solder for the C4 connections is provided on contacts of one of the two chips. Heat slug


20


is bonded to back surface


22


of chip


12


and heat slug


24


is bonded to back surface


25


of chip


16


. An active surface of an integrated circuit chip is a surface comprising thin film metallization and devices, such as transistors, diodes, capacitors, and resistors. A back surface is a surface opposite an active surface of the chip. A back surface generally does not include transistors. Wire bonds


28


connect available wire bond pads


30


on active surface


10


of larger chip


12


to leads


32


of lead frame plastic package


34


for external connection. Chips


12


and


16


and portions of heat slugs


20


and


24


are encapsulated in lead frame plastic package


34


using standard injection molded packaging techniques. At least one surface of each heat slug is exposed at a surface of the plastic for improved thermal dissipation. Thus, plastic package


34


is equipped with a pair of heat slugs or heat sinks that efficiently remove heat from two opposing surfaces of a chip stack formed of chips


12


and


16


in face-to-face arrangement.




Alternative embodiments of the invention use a ball grid array package


40


, as shown in

FIGS. 2-6

. In these embodiments the lower heat sink is provided integrated in a substrate, such as a printed circuit board or a multilayer ceramic. The printed circuit board is formed of a laminate material, such as FR4, BT Resin or Driclad™. Multilayer ceramics are commonly used for ball grid array packaging.




In one embodiment, chip


12


is bonded with thermal compound


43


, such as a polymer-metal composite paste, to heat sink


20




a


integrated into substrate


42




a


, as shown in FIG.


2


. Heat can be dissipated both through exposed fins of heat sink


26


and through heat sink


20




a


integrated in board


42




a


. Facing chips


12


and


16


and portions of heat sink


20




a


and finned heat sink


26


are encapsulated (not shown).




Heat can also be dissipated by providing thick plane of metal


20




b


in substrate


42




b


, as shown in FIG.


3


. In this embodiment, connections between chips and connections between chip


16


and substrate


42




b


are through C4 solder bump connections


18


,


18


′. Thick plane of metal


20




b


can be a ground plane of substrate


42




b


, facilitating noise reduction as well as providing for thermal transfer.




In another embodiment, chip


12


is bonded with die attach adhesive


43


to heat sink


20




c


integrated in substrate


42




c


, as shown in FIG.


4


. Heat sink


20




c


includes metal pad


44


, vias


46


, and solder balls


48


. Metal pad


44


has an area at least as large as chip


12


to facilitate thermal transfer. Metal filled vias


46


extending through substrate


42




c


provide a path for transfer of heat to solder balls


48


forming part of ball grid array


50


. Heat is thereby transferred away from chip


12


to the next level of assembly. Solder balls


48


may serve exclusively for thermal transfer through substrate


42




c


while other solder balls


52


provide electrical connection to chip


12


and chip


16


through wire bonds


28


and inter-chip C4 connections


18


. Facing chips


12


and


16


and heat slug


26


are encapsulated in injection mold


54


, so heat can be dissipated both through an exposed surface of heat slug


26


and through heat sink


20




c


integrated in substrate


42




c.






The thermal transfer scheme using metal filled vias


46


, illustrated in

FIG. 4

, can also be used with the C4 solder bump interconnect scheme of

FIG. 2

, as shown in

FIGS. 5



a-




5




b


.

FIG. 5



b


more clearly shows the pattern of vias


46


in substrate


42




d


used to transfer heat. A chip sized metal pad (not shown for clarity) is provided to further facilitate heat flow from chip


12


to vias


46


and solder bumps


48


. This pad is fabricated of gold plated aluminum or another thermally conductive material.




In addition to injection molded plastic, the chip and its contacts, such as wire bonds or C4s, can be encapsulated in dispensed material


54


′, such as Hysol 4627, a high temperature silica or alumina filled epoxy, as shown in FIG.


6


. The encapsulating material protects the chips and improves the reliability of C4 and wire bond connections. In this case heat sink


26


′ need not be encapsulated, increasing the area for thermal dissipation. Heat sink


26


′ is made of a material such as aluminum or copper and is attached to chip


16


with a thermal adhesive, such as a high temperature silver filled epoxy, for example, Ablestik 8360, 8361, or 8355 or Sylgard 577.




In another embodiment, chip


12


is the only active integrated circuit chip. Chip


16


of

FIG. 1

may be an inactive semiconductor chip or a copper block. Solder bumps


18


connecting chips


12


and


16


connect chip


16


to a ground plane of chip


12


. Thus, chip


12


is cooled both from front and back surfaces, facilitating heat removal. Heat slug or heat sink


26


can now be integrated with chip


16


, as shown in FIG.


7


. Chip


16


is replaced with heat sink or heat slug


26


C4 bonded directly to chip


12


. Heat sink or heat slug


26


is connected to a ground plane of chip


12


. Alternatively chip


16


or heat sink


26


can be connected to C4 pads of chip


12


that are left floating.




In another embodiment, C4 connections


18


are eliminated, and integrated heat sink


26


′ is attached more directly to front active surface


10


of chip


12


, as shown in FIG.


8


. Heat sink


26


′ is attached to chip


12


using thermal adhesive, and care is taken to avoid particles being trapped that could damage active surface


10


of chip


12


. Thus, a high power chip that has peripheral contacts for electrical connection, such as a microprocessor, is cooled from both front and back surfaces, facilitating cooling.




A cross sectional view of another embodiment of the invention in which stacked chips


12


and


16


are facing in the same direction is shown in FIG.


9


. Chip


12


is connected to chip


16


with wire bonds


28


′. Heat sink or heat slug


26


′ is mounted on an active surface of chip


16


.




While several embodiments of the invention, together with modifications thereof, have been described in detail herein and illustrated in the accompanying drawings, it will be evident that various further modifications are possible without departing from the scope of the invention. Nothing in the above specification is intended to limit the invention more narrowly than the appended claims. The examples given are intended only to be illustrative rather than exclusive.



Claims
  • 1. A semiconductor module, comprising a substrate and a semiconductor structure, said semiconductor structure comprising a first surface and a second surface, a first heat sink or heat slug thermally contacting said first surface and a second heat sink or heat slug thermally contacting said second surface, said first heat sink or heat slug integrated in said substrate and said first heat sink or heat slug comprises metal filled vias and solder bumps not used for electrical signals, wherein said semiconductor structure comprises a first semiconductor chip stacked on a second semiconductor chip in an active-surface-facing-active-surface arrangement further wherein said first chip is connected to said second chip through a bump connection, said first surface being a back surface of said first chip, said second surface being a back surface of said second chip.
  • 2. A semiconductor module as recited in claim 1, wherein said bump connection comprises solder.
  • 3. A semiconductor module as recited in claim 1, wherein said first heat sink or heat slug and said second heat sink or heat slug are for removing heat from back surfaces of said first chip and said second chips simultaneously.
  • 4. A semiconductor module as recited in claim 1, wherein said substrate comprises laminate material.
  • 5. A semiconductor module as recited in claim 1, wherein said substrate comprises ceramic material.
  • 6. A semiconductor module as recited in claim 1, wherein said first heat sink or heat slug is electrically connected to a ground plane of said chip.
US Referenced Citations (23)
Number Name Date Kind
4091408 Lee et al. May 1978
4393393 Allen, Jr. et al. Jul 1983
4878106 Sachs Oct 1989
5065281 Hernandez et al. Nov 1991
5199164 Kim et al. Apr 1993
5295044 Araki et al. Mar 1994
5297006 Mizukoshi Mar 1994
5332921 Dousen et al. Jul 1994
5345106 Doering et al. Sep 1994
5377077 Burns Dec 1994
5394298 Sagisaka Feb 1995
5508565 Hatakeyame et al. Apr 1996
5510956 Suzuki Apr 1996
5578869 Hoffman et al. Nov 1996
5594282 Otsuki Jan 1997
5615475 Burns Apr 1997
5703400 Wojnarowski et al. Dec 1997
5777381 Nishida Jul 1998
5792677 Reddy et al. Aug 1998
5818107 Pierson et al. Oct 1998
5866943 Mertol Feb 1999
5886408 Ohki et al. Mar 1999
5910682 Song Jun 1999
Foreign Referenced Citations (6)
Number Date Country
000484180 May 1992 EP
360137042 Jul 1985 JP
405129516 May 1993 JP
406021328 Jan 1994 JP
406097326 Apr 1994 JP
406132474 May 1994 JP