In the present application, “III-nitride” refers to a compound semiconductor that includes nitrogen and at least one group III element, such as, but not limited to, GaN, AlGaN, InN, AlN, InGaN, InAlGaN and the like.
1. Field of the Invention
The present invention relates generally to semiconductor devices. More particularly, the present invention relates to packaging of semiconductor devices.
2. Background Art
For high power and high performance circuit applications, III-nitride transistors such as gallium nitride (GaN) field effect transistors (FETs) are often desirable for their high efficiency and high voltage operation. In particular, it is often desirable to combine such III-nitride transistors with other FETs, such as silicon FETs, to create high performance switching devices such as cascoded switches.
Unfortunately, conventional packaging integration techniques for combining III-nitride transistors with silicon FETs often negate the benefits provided by such III-nitride transistors. For example, conventional package designs may place discrete components side-by-side on a common support surface, for example a ceramic base substrate such as direct bonded copper (DBC) or a ceramic substrate on a lead-frame. The routing of current through the substrate or lead-frame undesirably increases the parasitic inductance, resistance, and thermal dissipation requirements of the package. Moreover, the side-by-side placement of package devices on the substrate undesirably increases package form factor and manufacturing cost.
Thus, a unique and cost-effective solution is needed to support the efficient design and operation of packages integrating III-nitride transistors with other FETs, such as silicon FETs.
A III-nitride transistor stacked with FET in a package, substantially as shown in and/or described in connection with at least one of the figures, and as set forth more completely in the claims.
The present application is directed to a III-nitride transistor stacked with FET in a package. The following description contains specific information pertaining to the implementation of the present invention. One skilled in the art will recognize that the present invention may be implemented in a manner different from that specifically discussed in the present application. Moreover, some of the specific details of the invention are not discussed in order not to obscure the invention. The specific details not described in the present application are within the knowledge of a person of ordinary skill in the art.
The drawings in the present application and their accompanying detailed description are directed to merely exemplary embodiments of the invention. To maintain brevity, other embodiments of the invention, which use the principles of the present invention, are not specifically described in the present application and are not specifically illustrated by the present drawings.
In the example shown in diagram 100 of
As discussed above, it may be desirable to implement the circuit of diagram 100 in an integrated package. However, conventional approaches such as co-packing silicon FET 120 with III-nitride transistor 130 on a ceramic base substrate or a ceramic substrate on a lead-frame disadvantageously increases the parasitic inductance, resistance, thermal dissipation requirements, form factor, and manufacturing cost of the integrated package.
Discussing
Turning to
Moving to
Turning to
The package of diagram 300 in
While the package in diagram 300 of
Thus, a stacked GaN with silicon FET in a package has been described. According to the present invention, by directly stacking a silicon FET on a surface electrode of a III-nitride transistor, a package with reduced parasitic inductance, resistance, improved thermal dissipation, and smaller form factor and lower manufacturing cost may be achieved when compared to conventional packaging methods such as co-packing discrete devices. Moreover, terminal connections and device configurations such as a cascoded switch may be easily implemented using upper-side connectors comprising wirebonds, ribbons or clips.
From the above description of the invention it is manifest that various techniques can be used for implementing the concepts of the present invention without departing from its scope. Moreover, while the invention has been described with specific reference to certain embodiments, a person of ordinary skills in the art would recognize that changes can be made in form and detail without departing from the spirit and the scope of the invention. As such, the described embodiments are to be considered in all respects as illustrative and not restrictive. It should also be understood that the invention is not limited to the particular embodiments described herein, but is capable of many rearrangements, modifications, and substitutions without departing from the scope of the invention.
The present application claims the benefit of and priority to a provisional application entitled “III-Nitride Transistor Stacked with FET in a Package,” Ser. No. 61/448,347 filed on Mar. 2, 2011. The disclosure in that provisional application is hereby incorporated fully by reference into the present application.
Number | Name | Date | Kind |
---|---|---|---|
4877976 | Lach et al. | Oct 1989 | A |
5532512 | Fillion et al. | Jul 1996 | A |
6801098 | Ozawa et al. | Oct 2004 | B2 |
6946740 | Schaffer | Sep 2005 | B2 |
7149088 | Lin et al. | Dec 2006 | B2 |
7227198 | Pavier et al. | Jun 2007 | B2 |
7250672 | Pavier et al. | Jul 2007 | B2 |
7834456 | Tabatabaie et al. | Nov 2010 | B2 |
8294208 | Burke | Oct 2012 | B2 |
20020118716 | Furudate et al. | Aug 2002 | A1 |
20020190285 | Sakamoto et al. | Dec 2002 | A1 |
20030013241 | Rockwell et al. | Jan 2003 | A1 |
20030022430 | Emrick et al. | Jan 2003 | A1 |
20030140317 | Brewer et al. | Jul 2003 | A1 |
20050007200 | Inoue et al. | Jan 2005 | A1 |
20050012541 | Watanabe | Jan 2005 | A1 |
20050133902 | Pavier et al. | Jun 2005 | A1 |
20050151236 | Oliver et al. | Jul 2005 | A1 |
20050224945 | Saito et al. | Oct 2005 | A1 |
20060033122 | Pavier et al. | Feb 2006 | A1 |
20060113593 | Sankin et al. | Jun 2006 | A1 |
20060151868 | Zhu et al. | Jul 2006 | A1 |
20060237825 | Pavier et al. | Oct 2006 | A1 |
20060290407 | Salato et al. | Dec 2006 | A1 |
20070024361 | Krishnan et al. | Feb 2007 | A1 |
20070046378 | Baum et al. | Mar 2007 | A1 |
20070181934 | Hu et al. | Aug 2007 | A1 |
20070210333 | Lidow et al. | Sep 2007 | A1 |
20070215899 | Herman | Sep 2007 | A1 |
20070236883 | Ruiz | Oct 2007 | A1 |
20080150105 | Hosseini et al. | Jun 2008 | A1 |
20080224300 | Otremba | Sep 2008 | A1 |
20080230784 | Murphy | Sep 2008 | A1 |
20090032820 | Chen | Feb 2009 | A1 |
20090050939 | Briere | Feb 2009 | A1 |
20090108467 | Otremba | Apr 2009 | A1 |
20090189259 | Mohamed et al. | Jul 2009 | A1 |
20090236737 | Burger et al. | Sep 2009 | A1 |
20090278513 | Bahramian et al. | Nov 2009 | A1 |
20100001291 | Otremba et al. | Jan 2010 | A1 |
20100065856 | Briere | Mar 2010 | A1 |
20100090668 | Girdhar et al. | Apr 2010 | A1 |
20100117095 | Zhang | May 2010 | A1 |
20100277233 | Robinson et al. | Nov 2010 | A1 |
20100297810 | Otremba et al. | Nov 2010 | A1 |
20100301396 | Briere | Dec 2010 | A1 |
20110024917 | Bhalla et al. | Feb 2011 | A1 |
20110049580 | Lui et al. | Mar 2011 | A1 |
20110049690 | Cho | Mar 2011 | A1 |
20110169549 | Wu | Jul 2011 | A1 |
20110180846 | Lin et al. | Jul 2011 | A1 |
20110193619 | Parikh et al. | Aug 2011 | A1 |
20110210338 | Briere | Sep 2011 | A1 |
20110210956 | Girdhar et al. | Sep 2011 | A1 |
20120019284 | Mauder et al. | Jan 2012 | A1 |
Entry |
---|
“DFN Dual Flat No Leads”, http://www.siliconfareast.com/dfn.htm, (2006). |
Number | Date | Country | |
---|---|---|---|
20120223321 A1 | Sep 2012 | US |
Number | Date | Country | |
---|---|---|---|
61448347 | Mar 2011 | US |