The present invention relates to a semiconductor package. More particularly, the present invention relates to a package carrier, a package structure, and a process for fabricating a package carrier and a package structure.
A chip package serves to protect a bare chip, reduce a density of chip contacts, and provide a good heat dissipation effect for the chip. A common packaging process is to install the chip onto a package carrier, and contacts of the chip are electrically connected to the package carrier. Therefore, distribution of the contacts of the chip can be rearranged through the package carrier to cope with a contact distribution of a next stage external device.
As light weight, compactness, and high efficiency have become typical requirements of consumer electronic and communication products, chip packages should provide superior electrical properties, small overall volume, and a large number of I/O ports. Package carriers used in these chip packages often have multiple metal layers that can be electrically connected through interconnections. As the size of chip packages decreases, these interconnections can become smaller and more closely spaced, which can increase the cost and complexity of packaging processes.
It is against this background that a need arose to develop the package carriers, the package structures, and processes described herein.
In an embodiment, a package carrier includes: (1) a dielectric layer having a plurality of openings; (2) a first conductive pattern, disposed adjacent to a first surface of the dielectric layer, the first conductive pattern including a plurality of first pads; and (3) a plurality of conductive vias disposed in respective ones of the openings, wherein each conductive via includes a first via segment, connected to at least one of the first pads, and a second via segment, connected to the first via segment, such that a lateral extent of the first via segment is different from a lateral extent of the second via segment.
In another embodiment, a semiconductor package includes: (1) a package carrier, including: a dielectric layer; a top conductive pattern, disposed adjacent to a top surface of the dielectric layer, and including a plurality of first pads; a bottom conductive pattern, disposed adjacent to a bottom surface of the dielectric layer, and including a plurality of second pads; a plurality of conductive vias, embedded in the dielectric layer and extending between the top conductive pattern and the bottom conductive pattern, wherein each conductive via includes a first segment, connected to at least one of the first pads, and a second segment, connected to at least one of the second pads; and (2) a chip, attached to the package carrier and connected to the first pads.
In a further embodiment, a semiconductor fabrication process includes: (1) forming a first conductive pattern including a plurality of first pads; (2) forming a plurality of first via segments on at least some of the first pads; (3) providing a dielectric layer having a plurality of first openings corresponding to the first via segments; (4) applying the dielectric layer to the first conductive pattern and the first via segments; (5) forming a plurality of second openings in the dielectric layer, such that the first via segments are exposed by the second openings; and (6) forming a plurality of second via segments on the first via segments and at least partially within the second openings, such that a diameter of the first via segment is different than a diameter of the second via segment.
Other aspects and embodiments of the invention are also contemplated. The foregoing summary and the following detailed description are not meant to restrict the invention to any particular embodiment but are merely meant to describe some embodiments of the invention.
For a better understanding of the nature and objects of some embodiments of the invention, reference should be made to the following detailed description taken in conjunction with the accompanying drawings. In the drawings, like reference numbers denote like elements, unless the context clearly dictates otherwise.
In particular, the package carrier 100a includes a dielectric layer 110, a first electrically conductive pattern 120, a set of first electrically conductive vias, a second electrically conductive pattern 140, a first solder mask layer 150, and a second solder mask layer 160. In the illustrated embodiment, the first conductive vias correspond to first electrically conductive posts 130, although pillars and other hollow or solid structures can be used. The dielectric layer 110 includes a first surface 112 and a second surface 114 opposite to the first surface 112. The first electrically conductive pattern 120 is embedded within the dielectric layer 110 adjacent to the first surface 112 of the dielectric layer 110, and includes a set of first pads 122. Here, the first electrically conductive pattern 120 can be regarded as an embedded circuit, and an exposed surface (e.g., a top surface) of the first electrically conductive pattern 120 is aligned (e.g., substantially aligned) with the first surface 112 of the dielectric layer 110. The dielectric layer 110 can include a resin material, such as ammonium bifluoride, ajinomoto build-up film (ABF), bismaleimide triazine (BT), polyimide (PI), liquid crystal polymer (LCP), epoxy resin, or a combination thereof. These resin materials can be mixed with glass fibers, such as in the form of a fiber pad or other types of fibers to strengthen the dielectric layer 110. The first electrically conductive pattern 120 and the second electrically conductive pattern 140 can include a metal, a metal alloy, or other electrically conductive material.
The first electrically conductive posts 130 extend through the dielectric layer 110, wherein each of the first electrically conductive posts 130 includes a first electrically conductive post segment 132 (or, more generally, a first via segment) connected to a corresponding first pad 122 and a second electrically conductive post segment 134 (or, more generally, a second via segment) connected to the first electrically conductive post segment 132. In the present embodiment, a patterned etching stop layer 180 (or other barrier layer) is located between the first electrically conductive post segments 132 and the first pads 122, wherein the first electrically conductive posts 130 can be connected to the first electrically conductive pattern 120 through the patterned etching stop layer 180 that is formed of, for example, nickel, palladium, or another electrically conductive material. Also, a diameter (or other characteristic lateral extent) of the first electrically conductive post segment 132 is greater than that of the second electrically conductive post segment 134. This difference in diameter between the first electrically conductive post segment 132 and the second electrically conductive post segment 134 results in that each of the first electrically conductive posts 130 includes a larger top or head part. Advantageously, this difference in diameter and the patterned etching stop layer 180 enhance structural rigidity and reliability of the package carrier 100a by, for example, serving as a locking mechanism for the first electrically conductive posts 130 with respect to the dielectric layer 110 and, thereby, increasing the degree of coupling for the first electrically conductive pattern 120 and the second electrically conductive pattern 140 with respect to one another and with respect to the dielectric layer 110. In addition, by forming the first electrically conductive posts 130 within the dielectric layer 110, the stress imparted by external forces, such as attributable to mechanical shock, is compensated for, and the reliability of the package 10a is improved. The first electrically conductive posts 130 can include a metal (e.g., copper), a metal alloy, or other electrically conductive material.
The second electrically conductive pattern 140 is disposed adjacent to the second surface 114 of the dielectric layer 110, and includes a set of second pads 142 that are connected to respective ones of the second electrically conductive post segments 134. The first solder mask layer 150 is disposed adjacent to the first surface 112 of the dielectric layer 110, and defines apertures or openings to expose the first pads 122. The second solder mask layer 160 is disposed adjacent to the second surface 114 of the dielectric layer 110, and defines apertures or openings to expose the second pads 142.
The first solder balls 102 are respectively disposed adjacent to the second pads 142. The chip 104 is mounted adjacent to the package carrier 100a, and is located adjacent to the first surface 112 of the dielectric layer 110. The bonding wires 106 are connected between the chip 104 and the first pads 122. The encapsulant 108 covers the chip 104, the bonding wires 106, and a part of the package carrier 100a.
In the present embodiment, the package 10a further includes an adhesion layer 109. The adhesion layer 109 is disposed between the chip 104 and the first solder mask layer 150 for adhering the chip 104 to the package carrier 100a.
In the present embodiment, a diameter of the first support segment 172 is greater than that of the second support segment 174. Moreover, the diameter of the first support segment 172 is greater than that of the first electrically conductive post segment 132, and the diameter of the second support segment 174 is greater than that of the second electrically conductive post segment 134. Moreover, the package 10e of
In some embodiments, a surface finishing or passivation layer (not shown) can be disposed adjacent to an exposed surface of an electrically conductive pattern, which layer can include nickel/gold, nickel/cadmium/gold, nickel/silver, gold, tin, alloys thereof (e.g., a tin-lead alloy), silver, electroless nickel electroless palladium immersion gold (ENEPIG), or a combination thereof.
Although the chip 104 in the aforementioned embodiments is electrically connected to the first electrically conductive pattern 120 through a wire-bonding technique, the chip 104 can also be electrically connected to the first electrically conductive pattern 120 through a flip-chip bonding technique, such as by having an exposed surface of the first electrically conductive pattern 120 located below the chip 104. In particular, the chip 104 can be connected to the exposed surface of the first electrically conductive pattern 120 through conductive bumps, such as solder bumps, copper pillars, copper stud bumps, or golden stud bumps. Moreover, an underfill material can be disposed between the chip 104 and a package carrier for encapsulating or wrapping the conductive bumps.
Attention next turns to
In particular, a temporary mask of a dielectric material, a photoresist, or other suitable material is disposed adjacent to the initial electrically conductive layer 204, and then the mask is patterned to form openings at corresponding positions of the first electrically conductive pattern 206. The initial electrically conductive layer 204 is used as a plating layer, which provides a current pathway to form the first electrically conductive pattern 206 in the openings through electroplating. Then, the mask used for the electroplating is removed.
Then, a temporary mask of a dielectric material, a photoresist, or other suitable material is disposed adjacent to the first electrically conductive pattern 206 and the initial electrically conductive layer 204. Then, the mask is patterned to form openings at corresponding positions of the first electrically conductive post segments 208a. The first electrically conductive pattern 206 and the initial electrically conductive layer 204 are used as plating layers, which provide a current pathway to form the first electrically conductive post segments 208a in the openings through electroplating. Then, the mask used for the electroplating is removed.
Next, referring to
Then, referring to
Then, referring to
Next, referring to
Then, referring to
Next, referring to
Then, referring to
Then, still referring to
Next, referring to
Next, referring to
Once a package carrier is fabricated in accordance with
In particular, a temporary mask of a dielectric material, a photoresist, or other suitable material is disposed adjacent to the initial electrically conductive layer 304, and then the mask is patterned to form openings at corresponding positions of the first electrically conductive pattern 306. The initial electrically conductive layer 304 is used as a plating layer, which provides a current pathway to form the first electrically conductive pattern 306 in the openings through electroplating. Then, the mask used for the electroplating is removed.
Then, a temporary mask of a dielectric material, a photoresist, or other suitable material is disposed adjacent to the first electrically conductive pattern 306 and the initial electrically conductive layer 304. Then, the mask is patterned to form openings at corresponding positions of the first electrically conductive post segments 308a. The first electrically conductive pattern 306 and the initial electrically conductive layer 304 are used as plating layers, which provide a current pathway to form the first electrically conductive post segments 308a in the openings through electroplating. Then, the mask used for the electroplating is removed.
Next, referring to
Then, referring to
Then, referring to
Next, referring to
Then, referring to
Next, referring to
Then, referring to
Then, still referring to
Next, referring to
Next, referring to
Once a package carrier is fabricated in accordance with
It should be recognized that similar operations as discussed for
In summary, in a package carrier of some embodiments of the invention, electrically conductive posts can be used so as to effectively reduce a package size and a package area, while controlling the cost and complexity of packaging processes.
While the invention has been described with reference to the specific embodiments thereof, it should be understood by those skilled in the art that various changes may be made and equivalents may be substituted without departing from the true spirit and scope of the invention. In addition, modifications may be made to adapt a particular situation, material, composition of matter, method, or process, within the scope of the claims, including variances or tolerances attributable to manufacturing processes and techniques. In particular, while the methods disclosed herein have been described with reference to particular operations performed in a particular order, it will be understood that these operations may be combined, sub-divided, or re-ordered to form an equivalent method and resultant structure consistent with the teachings of the invention.
Number | Date | Country | Kind |
---|---|---|---|
99112317 A | Apr 2010 | TW | national |
This application is a continuation of U.S. patent application Ser. No. 12/904,876, filed Oct. 14, 2010, which claims the benefit of and priority to U.S. Provisional Application No. 61/251,396, filed on Oct. 14, 2009, U.S. Provisional Application No. 61/294,519, filed on Jan. 13, 2010, and Taiwan Application No. 99112317, filed on Apr. 20, 2010, the contents of which are incorporated herein by reference in their entirety.
Number | Name | Date | Kind |
---|---|---|---|
3959874 | Coucoulas | Jun 1976 | A |
4783695 | Eichelberger et al. | Nov 1988 | A |
5019535 | Wojnarowski et al. | May 1991 | A |
5091769 | Eichelberger | Feb 1992 | A |
5111278 | Eichelberger | May 1992 | A |
5120678 | Moore et al. | Jun 1992 | A |
5149662 | Eichelberger | Sep 1992 | A |
5151776 | Wojnarowski et al. | Sep 1992 | A |
5157589 | Cole et al. | Oct 1992 | A |
5225023 | Wojnarowski et al. | Jul 1993 | A |
5241456 | Marcinkiewicz et al. | Aug 1993 | A |
5250843 | Eichelberger | Oct 1993 | A |
5315486 | Fillion et al. | May 1994 | A |
5324687 | Wojnarowski | Jun 1994 | A |
5353195 | Fillion et al. | Oct 1994 | A |
5353498 | Fillion et al. | Oct 1994 | A |
5422513 | Marcinkiewicz et al. | Jun 1995 | A |
5519936 | Andros et al. | May 1996 | A |
5527741 | Cole et al. | Jun 1996 | A |
5546654 | Wojnarowski et al. | Aug 1996 | A |
5554887 | Sawai et al. | Sep 1996 | A |
5567656 | Chun | Oct 1996 | A |
5583376 | Sickler et al. | Dec 1996 | A |
5592025 | Clark et al. | Jan 1997 | A |
5703400 | Wojnarowski et al. | Dec 1997 | A |
5710062 | Sawai et al. | Jan 1998 | A |
5745984 | Cole et al. | May 1998 | A |
5834340 | Sawai et al. | Nov 1998 | A |
5841193 | Eichelberger | Nov 1998 | A |
5866952 | Wojnarowski et al. | Feb 1999 | A |
5874784 | Aoki et al. | Feb 1999 | A |
5994773 | Hirakawa | Nov 1999 | A |
6028358 | Suzuki | Feb 2000 | A |
6046071 | Sawai et al. | Apr 2000 | A |
6060775 | Ano | May 2000 | A |
6080932 | Smith et al. | Jun 2000 | A |
6087717 | Ano et al. | Jul 2000 | A |
6159767 | Eichelberger | Dec 2000 | A |
6177636 | Fjelstad | Jan 2001 | B1 |
6198165 | Yamaji et al. | Mar 2001 | B1 |
6232151 | Ozmat et al. | May 2001 | B1 |
6232661 | Amagai et al. | May 2001 | B1 |
6239482 | Fillion et al. | May 2001 | B1 |
6242815 | Hsu et al. | Jun 2001 | B1 |
6265765 | DiStefano et al. | Jul 2001 | B1 |
6271057 | Lee et al. | Aug 2001 | B1 |
6294741 | Cole et al. | Sep 2001 | B1 |
6306680 | Fillion et al. | Oct 2001 | B1 |
6331451 | Fusaro et al. | Dec 2001 | B1 |
6358780 | Smith et al. | Mar 2002 | B1 |
6377461 | Ozmat et al. | Apr 2002 | B1 |
6396148 | Eichelberger et al. | May 2002 | B1 |
6426545 | Eichelberger et al. | Jul 2002 | B1 |
6428942 | Jiang et al. | Aug 2002 | B1 |
6486006 | Hirano et al. | Nov 2002 | B2 |
6504111 | Curcio | Jan 2003 | B2 |
6552430 | Perez et al. | Apr 2003 | B1 |
6555908 | Eichelberger et al. | Apr 2003 | B1 |
6580159 | Fusaro et al. | Jun 2003 | B1 |
6586822 | Vu et al. | Jul 2003 | B1 |
6630630 | Maezawa et al. | Oct 2003 | B1 |
6663946 | Seri et al. | Dec 2003 | B2 |
6680529 | Chen et al. | Jan 2004 | B2 |
6701614 | Ding et al. | Mar 2004 | B2 |
6768061 | Kondo | Jul 2004 | B2 |
6774317 | Fjelstad | Aug 2004 | B2 |
6818544 | Eichelberger et al. | Nov 2004 | B2 |
6838776 | Leal et al. | Jan 2005 | B2 |
6845554 | Frankowsky et al. | Jan 2005 | B2 |
6861757 | Shimoto et al. | Mar 2005 | B2 |
6889433 | Enomoto | May 2005 | B1 |
6921683 | Nakayama | Jul 2005 | B2 |
6921975 | Leal et al. | Jul 2005 | B2 |
6953708 | Hedler et al. | Oct 2005 | B2 |
6969916 | Shizuno | Nov 2005 | B2 |
6977348 | Ho et al. | Dec 2005 | B2 |
7015075 | Fay et al. | Mar 2006 | B2 |
7045908 | Ohsumi | May 2006 | B2 |
7048450 | Beer et al. | May 2006 | B2 |
7087991 | Chen et al. | Aug 2006 | B2 |
7091595 | Fuergut et al. | Aug 2006 | B2 |
7112467 | Eichelberger et al. | Sep 2006 | B2 |
7141884 | Kojima et al. | Nov 2006 | B2 |
7145228 | Yean et al. | Dec 2006 | B2 |
7163843 | Kiendl et al. | Jan 2007 | B2 |
7173330 | Eng et al. | Feb 2007 | B2 |
7294791 | Danoski et al. | Nov 2007 | B2 |
7319049 | Oi | Jan 2008 | B2 |
7338884 | Shimoto et al. | Mar 2008 | B2 |
7344917 | Gautham | Mar 2008 | B2 |
7361533 | Huemoeller et al. | Apr 2008 | B1 |
7361987 | Leal et al. | Apr 2008 | B2 |
7364944 | Huang et al. | Apr 2008 | B2 |
7371617 | Tsai et al. | May 2008 | B2 |
7405486 | Kato | Jul 2008 | B2 |
7423340 | Huang et al. | Sep 2008 | B2 |
7425464 | Fay et al. | Sep 2008 | B2 |
7453148 | Yang et al. | Nov 2008 | B2 |
7476563 | Mangrum et al. | Jan 2009 | B2 |
7482198 | Bauer et al. | Jan 2009 | B2 |
7501310 | Yang et al. | Mar 2009 | B2 |
7511365 | Wu et al. | Mar 2009 | B2 |
7514767 | Yang | Apr 2009 | B2 |
7575173 | Fuergut et al. | Aug 2009 | B2 |
7588951 | Mangrum et al. | Sep 2009 | B2 |
7595226 | Lytle et al. | Sep 2009 | B2 |
7595553 | Nagamatsu et al. | Sep 2009 | B2 |
7598616 | Yang et al. | Oct 2009 | B2 |
7612295 | Takada et al. | Nov 2009 | B2 |
7619304 | Bauer et al. | Nov 2009 | B2 |
7619901 | Eichelberger et al. | Nov 2009 | B2 |
7622733 | Fuergut et al. | Nov 2009 | B2 |
7635641 | Hurwitz et al. | Dec 2009 | B2 |
7655501 | Yang et al. | Feb 2010 | B2 |
7662667 | Shen | Feb 2010 | B2 |
7667318 | Yang et al. | Feb 2010 | B2 |
7675157 | Liu et al. | Mar 2010 | B2 |
7682972 | Hurwitz et al. | Mar 2010 | B2 |
7692286 | Huemoeller et al. | Apr 2010 | B1 |
7714431 | Huemoeller et al. | May 2010 | B1 |
7727803 | Yamagata | Jun 2010 | B2 |
7732242 | Brunnbauer et al. | Jun 2010 | B2 |
7741151 | Amrine et al. | Jun 2010 | B2 |
7759163 | Kroeninger et al. | Jul 2010 | B2 |
7763976 | Tang et al. | Jul 2010 | B2 |
7767495 | Fuergut et al. | Aug 2010 | B2 |
7799602 | Pagaila et al. | Sep 2010 | B2 |
7807512 | Lee et al. | Oct 2010 | B2 |
7812434 | Yang | Oct 2010 | B2 |
7830004 | Wu | Nov 2010 | B2 |
7834464 | Meyer et al. | Nov 2010 | B2 |
7842541 | Rusli et al. | Nov 2010 | B1 |
7932599 | Kiendl et al. | Apr 2011 | B2 |
8017515 | Marimuthu et al. | Sep 2011 | B2 |
8035213 | Lee et al. | Oct 2011 | B2 |
8039303 | Shim et al. | Oct 2011 | B2 |
8110916 | Weng et al. | Feb 2012 | B2 |
8278746 | Ding et al. | Oct 2012 | B2 |
8288869 | Huang et al. | Oct 2012 | B2 |
8320134 | Su et al. | Nov 2012 | B2 |
8330267 | Chen et al. | Dec 2012 | B2 |
8334594 | Lo et al. | Dec 2012 | B2 |
8358001 | Yang et al. | Jan 2013 | B2 |
8367473 | Huang et al. | Feb 2013 | B2 |
8372689 | Lee et al. | Feb 2013 | B2 |
8378466 | Chiu et al. | Feb 2013 | B2 |
8399776 | Appelt et al. | Mar 2013 | B2 |
8405213 | Chen et al. | Mar 2013 | B2 |
8569894 | Su et al. | Oct 2013 | B2 |
8884424 | Su et al. | Nov 2014 | B2 |
20020030266 | Murata | Mar 2002 | A1 |
20020056192 | Suwa et al. | May 2002 | A1 |
20020153618 | Hirano et al. | Oct 2002 | A1 |
20020171145 | Higuchi et al. | Nov 2002 | A1 |
20020173069 | Shibata | Nov 2002 | A1 |
20020182776 | Fujisawa et al. | Dec 2002 | A1 |
20020192872 | Fujisawa et al. | Dec 2002 | A1 |
20030030137 | Hashimoto | Feb 2003 | A1 |
20030034553 | Ano | Feb 2003 | A1 |
20030090883 | Asahi et al. | May 2003 | A1 |
20030098502 | Sota | May 2003 | A1 |
20030213990 | Tsai et al. | Nov 2003 | A1 |
20040012099 | Nakayama | Jan 2004 | A1 |
20040080054 | Chinda et al. | Apr 2004 | A1 |
20040110319 | Fukutomi et al. | Jun 2004 | A1 |
20040178500 | Usui | Sep 2004 | A1 |
20040201101 | Kang et al. | Oct 2004 | A1 |
20050006752 | Ogawa | Jan 2005 | A1 |
20050186704 | Yee et al. | Aug 2005 | A1 |
20050253244 | Chang | Nov 2005 | A1 |
20060065387 | Tonapi et al. | Mar 2006 | A1 |
20060071315 | Oh et al. | Apr 2006 | A1 |
20060231944 | Huang et al. | Oct 2006 | A1 |
20070052076 | Ramos et al. | Mar 2007 | A1 |
20070057364 | Wang et al. | Mar 2007 | A1 |
20070096311 | Humpston et al. | May 2007 | A1 |
20070176281 | Kim et al. | Aug 2007 | A1 |
20070190690 | Chow et al. | Aug 2007 | A1 |
20070222054 | Hembree | Sep 2007 | A1 |
20070234563 | Sakaguchi et al. | Oct 2007 | A1 |
20070272940 | Lee et al. | Nov 2007 | A1 |
20080081161 | Tomita et al. | Apr 2008 | A1 |
20080089048 | Yamano et al. | Apr 2008 | A1 |
20080136033 | Nagamatsu et al. | Jun 2008 | A1 |
20080136041 | Kotake et al. | Jun 2008 | A1 |
20080137314 | Salama et al. | Jun 2008 | A1 |
20080284017 | Lee et al. | Nov 2008 | A1 |
20080316714 | Eichelberger et al. | Dec 2008 | A1 |
20090045512 | Hedler et al. | Feb 2009 | A1 |
20090047797 | Anderson et al. | Feb 2009 | A1 |
20090075428 | Tang et al. | Mar 2009 | A1 |
20090101400 | Yamakoshi | Apr 2009 | A1 |
20090102066 | Lee et al. | Apr 2009 | A1 |
20090115072 | Rhyner et al. | May 2009 | A1 |
20090127686 | Yang et al. | May 2009 | A1 |
20090129037 | Yoshino | May 2009 | A1 |
20090224391 | Lin et al. | Sep 2009 | A1 |
20090236686 | Shim et al. | Sep 2009 | A1 |
20090261466 | Pagaila et al. | Oct 2009 | A1 |
20090294160 | Yoshimura et al. | Dec 2009 | A1 |
20100006330 | Fu et al. | Jan 2010 | A1 |
20100006994 | Shim et al. | Jan 2010 | A1 |
20100072599 | Camacho et al. | Mar 2010 | A1 |
20100072618 | Camacho et al. | Mar 2010 | A1 |
20100084759 | Shen | Apr 2010 | A1 |
20100096739 | Kawabata et al. | Apr 2010 | A1 |
20100109132 | Ko et al. | May 2010 | A1 |
20100214780 | Villard | Aug 2010 | A1 |
20100224983 | Huang et al. | Sep 2010 | A1 |
20100244208 | Pagaila et al. | Sep 2010 | A1 |
20100288541 | Appelt et al. | Nov 2010 | A1 |
20100289132 | Huang et al. | Nov 2010 | A1 |
20100308449 | Yang et al. | Dec 2010 | A1 |
20100314744 | Huang et al. | Dec 2010 | A1 |
20100314746 | Hsieh et al. | Dec 2010 | A1 |
20100320585 | Jiang et al. | Dec 2010 | A1 |
20100320593 | Weng et al. | Dec 2010 | A1 |
20100320610 | Huang et al. | Dec 2010 | A1 |
20110018118 | Hsieh et al. | Jan 2011 | A1 |
20110018124 | Yang et al. | Jan 2011 | A1 |
20110037169 | Pagaila | Feb 2011 | A1 |
20110057301 | Chen et al. | Mar 2011 | A1 |
20110068453 | Cho et al. | Mar 2011 | A1 |
20110068459 | Pagaila et al. | Mar 2011 | A1 |
20110074008 | Hsieh | Mar 2011 | A1 |
20110084370 | Su et al. | Apr 2011 | A1 |
20110084372 | Su et al. | Apr 2011 | A1 |
20110115060 | Chiu et al. | May 2011 | A1 |
20110115082 | Gluschenkov et al. | May 2011 | A1 |
20110127654 | Weng et al. | Jun 2011 | A1 |
20110140364 | Head | Jun 2011 | A1 |
20110169150 | Su et al. | Jul 2011 | A1 |
20110177654 | Lee et al. | Jul 2011 | A1 |
20110194265 | Su et al. | Aug 2011 | A1 |
20110227219 | Alvarado et al. | Sep 2011 | A1 |
20110227220 | Chen et al. | Sep 2011 | A1 |
20110241192 | Ding et al. | Oct 2011 | A1 |
20110241193 | Ding et al. | Oct 2011 | A1 |
20110241194 | Chen et al. | Oct 2011 | A1 |
20110278741 | Chua et al. | Nov 2011 | A1 |
20110309488 | Pagaila | Dec 2011 | A1 |
20120038053 | Oh et al. | Feb 2012 | A1 |
20120056321 | Pagaila | Mar 2012 | A1 |
20120077311 | Kim et al. | Mar 2012 | A1 |
20120119373 | Hunt | May 2012 | A1 |
20120153472 | Pagaila et al. | Jun 2012 | A1 |
20120153493 | Lee et al. | Jun 2012 | A1 |
20120175732 | Lin et al. | Jul 2012 | A1 |
20120199972 | Pagaila et al. | Aug 2012 | A1 |
Entry |
---|
Appelt et al., “Coreless substrates status.” Proc. EPTC 2010 (12th Electronics Packaging Tech. Conf, Singapore (2010). |
Appelt et al., “Single sided substrates and packages based on laminate materials.” APM-Microtech, Cambridge UK (Mar. 2010). |
Appelt et al., “Single sided substrates—a new opportunity for miniaturizing packages.” ICEP (Int'l Conf. on Electronics Packaging), Hokkaido, Japan (May 2010). |
Appelt, et al. “A new, cost effective coreless substrate technology.” Proc. ICSJ, The IEEE CPMT Symposium Japan, Univ. Tokyo, Tokyo Japan (2010). |
English Translation of Abstract only for TW200924137. |
Kikuchi, et al., “High-performance FCBGA based on ultra-thin packaging substrate,” NEC J. Adv. Tech. vol. 2:3 pp. 222-228 (2005). |
Non-Final Office Action dated Dec. 4, 2013 for U.S. Appl. No. 14/033,673. |
Non-Final Office Action dated Apr. 24, 2013 for U.S. Appl. No. 12/904,799. |
Final Office Action dated Nov. 19, 2013 for U.S. Appl. No. 12/904,799. |
Non-final Office Action dated Jul. 14, 2014 for U.S. Appl. No. 14/174,364. |
Final Office Action dated Feb. 6, 2015 for U.S. Appl. No. 14/174,364. |
Notice of Allowance dated Jun. 30, 2015 for U.S. Appl. No. 14/174,364. |
Notice of Allowance dated Apr. 29, 2014 for U.S. Appl. No. 14/033,673. |
Second Notice of Allowance dated Aug. 18, 2014 for U.S. Appl. No. 14/033,673. |
Non-Final Office Action dated Dec. 13, 2012 for U.S. Appl. No. 12/716,873. |
Final Office Action dated Jun. 13, 2013 for U.S. Appl. No. 12/716,873. |
Non-Final Office Action dated Oct. 21, 2013 for U.S. Appl. No. 12/716,873. |
Non-Final Office Action dated Mar. 25, 2013 for U.S. Appl. No. 12/904,876. |
Final Office Action dated Jul. 23, 2013 for U.S. Appl. No. 12/904,876. |
Non-Final Office Action dated Feb. 12, 2014 for U.S. Appl. No. 12/904,876. |
Final Office Action dated Jun. 17, 2014 for U.S. Appl. No. 12/904,876. |
Non-Final Office Action dated Dec. 4, 2014 for U.S. Appl. No. 12/904,876. |
Final Office Action dated Mar. 13, 2015 for U.S. Appl. No. 12/904,876. |
Non-Final Office Action dated Sep. 11, 2015 for U.S. Appl. No. 12/904,876. |
Final Office Action dated Jan. 4, 2016 for U.S. Appl. No. 12/904,876. |
Number | Date | Country | |
---|---|---|---|
20160218019 A1 | Jul 2016 | US |
Number | Date | Country | |
---|---|---|---|
61251396 | Oct 2009 | US | |
61294519 | Jan 2010 | US |
Number | Date | Country | |
---|---|---|---|
Parent | 12904876 | Oct 2010 | US |
Child | 15088683 | US |