Claims
- 1. A method for manufacturing a semiconductor unit, comprising a step of forming a bonding layer, which comprises at least two different kinds of conductive adhesive, between protruding electrodes of a semiconductor device and terminal electrodes of a circuit board, wherein the bonding layer is formed by the steps of transferring a first conductive adhesive comprising conductive fillers, which comprise at least two kinds of atoms, onto the protruding electrodes of the semiconductor device with the semiconductor device in the face down condition; and then transferring a second conductive adhesive comprising conductive fillers, which comprise one kind of atoms, onto the terminal electrodes of the circuit board separately; and then mounting said semiconductor device comprising said protruding electrodes face down onto said terminal electrodes of said circuit board through the bonding layer to form the semiconductor unit.
- 2. A method for manufacturing a semiconductor unit, comprising a step of forming a bonding layer, which comprises at least two different kinds of conductive adhesive, between protruding electrodes of a semiconductor device and terminal electrodes of a circuit board, wherein the bonding layer is formed by the steps of coating a second conductive adhesive comprising conductive fillers, which comprise one kind of atoms, onto the terminal electrodes of the circuit board by transferring said second conductive adhesive onto the protruding electrodes of the semiconductor device, then setting said semiconductor device in contact with said terminal electrodes of said circuit board and then lifting said semiconductor device; transferring said second conductive adhesive onto said protruding electrodes of said semiconductor device again; then transferring a first conductive adhesive comprising conductive fillers, which comprise at least two kinds of atoms, onto said protruding electrodes of said semiconductor device; and then mounting said semiconductor device comprising said protruding electrodes face down onto said terminal electrodes of said circuit board through the bonding layer to form the semiconductor unit.
Priority Claims (1)
Number |
Date |
Country |
Kind |
8-049368 |
Mar 1996 |
JPX |
|
Parent Case Info
This is a Divisional of application Ser. No. 08/812,754, filed Mar. 6, 1997, now U.S. Pat. No. 5,844,320, which application are incorporated herein by reference.
US Referenced Citations (16)
Foreign Referenced Citations (29)
Number |
Date |
Country |
242025 |
Feb 1987 |
EPX |
0 645 805 |
Mar 1995 |
EPX |
296385 |
Nov 1991 |
DEX |
63-60540 |
Mar 1988 |
JPX |
63-152135 |
Jun 1988 |
JPX |
1-007542 |
Jan 1989 |
JPX |
1-039043 |
Feb 1989 |
JPX |
2-28340 |
Jan 1990 |
JPX |
2-177546 |
Jul 1990 |
JPX |
3-209831 |
Sep 1991 |
JPX |
3-291950 |
Dec 1991 |
JPX |
4-6841 |
Jan 1992 |
JPX |
4-33348 |
Feb 1992 |
JPX |
4-99040 |
Mar 1992 |
JPX |
4-144145 |
May 1992 |
JPX |
9-107003 |
May 1992 |
JPX |
4-137541 |
May 1992 |
JPX |
4-137630 |
May 1992 |
JPX |
4-166879 |
Feb 1993 |
JPX |
5-062977 |
Mar 1993 |
JPX |
5-144888 |
Jun 1993 |
JPX |
5-144821 |
Jun 1993 |
JPX |
5-166879 |
Jul 1993 |
JPX |
5-235103 |
Sep 1993 |
JPX |
5-283414 |
Oct 1993 |
JPX |
6-209028 |
Jul 1994 |
JPX |
6-302649 |
Oct 1994 |
JPX |
8-31875 |
Feb 1996 |
JPX |
8-55874 |
Feb 1996 |
JPX |
Non-Patent Literature Citations (2)
Entry |
Jul. 28, 1999, Communication from EPO and attached Search Report. |
Jan. 15, 1980, "IC KA JISSOU GIJUTSU", edited by Japan Microelectronics Association, published by Institute for Industrial Research, pp. 80-85. (with English abstract). |
Divisions (1)
|
Number |
Date |
Country |
Parent |
812754 |
Mar 1997 |
|