Not Applicable
1. Field of the Invention
The present invention relates generally to semiconductor devices, and more particularly to a semiconductor device having a thin profile and optimized electrical signal paths to provide enhanced electrical performance.
2. Description of the Related Art
The variety of electronic devices utilizing semiconductor devices or packages has grown dramatically in recent years. These electronic devices include cellular phones, portable computers, etc. Each of these electronic devices typically includes a printed circuit board on which a significant number of such semiconductor devices or packages are secured to provide multiple electronic functions. These electronic devices are typically manufactured in reduced sizes and at reduced costs, which results in increased consumer demand. However, even though many semiconductor devices have been miniaturized, space on a printed circuit board remains limited and precious. Thus, there is a continuing need to develop semiconductor device designs (e.g., semiconductor devices which are of increasingly reduced thickness) to maximize the number of semiconductor devices that may be integrated into an electronic device, yet minimize the space needed to accommodate these semiconductor devices. The need also exists for new semiconductor device designs to possess increased functionality, despite the smaller size of slimmer/thinner profiles thereof.
One method to minimize the space needed to accommodate semiconductor devices is to stack plural semiconductor dies in a single semiconductor device which is itself fabricated to be of a reduced size. However, semiconductor devices including stacked plural semiconductor dies are typically connected to an external circuit board through the use of solder balls or lands disposed solely on a lower external surface thereof. In this regard, when the size of the semiconductor device itself is reduced, the available space for input/output terminals (e.g., lands) is restricted. As a result, when the size of the semiconductor device is reduced, it is often difficult to realize various functions thereof due the insufficient availability of input/output terminals. Stated another way, when plural semiconductor dies are stacked in a single semiconductor device, the need arises for an increased number of input/output terminals for inputting/outputting electrical signals to each semiconductor die, though the smaller size of the semiconductor device creates limits in the available space for increasing the number of input/output terminals. Thus, the problem that arises is that is often difficult to form the input/output terminals when the size of the semiconductor device is reduced. When the input/output terminals are formed using solder balls, this particular problem becomes even more severe due to the volume of solder balls.
In an effort to address the aforementioned problems, there has been developed POP (package on package) technology to stack a semiconductor device on another semiconductor device, and PIP (package in package) technology to install a semiconductor device in another semiconductor device. A typical PIP semiconductor device comprises various combinations of electronic components including passive devices, semiconductor dies, semiconductor packages, and/or other elements which are arranged in a horizontal direction, or stacked in a vertical direction on an underlying substrate. In many PIP devices, the substrate and the electronic components are interconnected to one another through the use of conductive wires alone or in combination with conductive bumps, with such electronic components thereafter being encapsulated by a suitable encapsulant material which hardens into a package body of the PIP device. However, the drawbacks of both POP and PIP technology is that it is difficult to secure and stack the input/output terminals through the use of either technology as a result of the input/output terminals of the semiconductor device typically being formed only on one surface (e.g., the lower surface) thereof. The present invention addresses these and other shortcomings of prior art POP and PIP devices, as will be described in more detail below.
In accordance with the present invention, there is provided multiple embodiments of a semiconductor device. In each embodiment, the semiconductor device comprises a substrate having a conductive pattern formed thereon. In addition to the substrate, each embodiment of the semiconductor device includes at least one semiconductor die which is electrically connected to the substrate, both the semiconductor die and the substrate being at least partially covered by a package body of the semiconductor device. In certain embodiments of the semiconductor device, through-mold vias are formed in the package body to provide electrical signal paths from an exterior surface thereof to the conductive pattern of the substrate. In other embodiments, through mold vias are also included in the package body to provide electrical signal paths between the semiconductor die and an exterior surface of the package body. Other embodiments of the semiconductor device comprise one or more interposers which are electrically connected to the through-mold vias, and may be covered by the package body and/or disposed in spaced relation thereto. In yet other embodiments of the semiconductor device, the interposer may not be electrically connected to the through mold vias, but may have one or more semiconductor dies of the semiconductor device electrically connected thereto.
The present invention is best understood by reference to the following detailed description when read in conjunction with the accompanying drawings.
These, as well as other features of the present invention, will become more apparent upon reference to the drawings wherein:
Common reference numerals are used throughout the drawings and detailed description to indicate like elements.
Referring now to the drawings wherein the showings are for purposes of illustrating various embodiments of the present invention and not for purposes of limiting the same,
The semiconductor device 100 further comprises a semiconductor die 120 which is electrically connected to the substrate 110, and in particular to the conductive pattern 112 thereof. The semiconductor die 120 defines opposed, generally planar top and bottom surfaces, and includes a plurality of terminals or bond pads 121 disposed on the top surface thereof. In
As further seen in
The semiconductor device 100 further comprises a plurality of solder balls 160 which are electrically connected to the respective ones of the lands 113 of the substrate 110 in a prescribed pattern or arrangement. As seen in
In the semiconductor device 100, at least portions of the semiconductor die 120, the conductive bumps 130, the top surface of the insulating layer 114, and the conductive pattern 112 are each encapsulated or covered by an encapsulant material which ultimately hardens into a package body 140 of the semiconductor device 100. The present invention is not intended to be limited to any specific material which could be used to facilitate the fabrication of the package body 140. For example, and not by way of limitation, the package body 140 can be formed from epoxy molding compounds or equivalents thereto. The fully formed package body 140 preferably includes a generally planar top surface, and generally planar side surfaces which extend in generally flush or co-planar relation to respective side surfaces of the insulating layer 114 of the substrate 110.
In the semiconductor device 100, the package body 140 includes a plurality of through-mold vias 150 formed therein. Each through-mold via (TMV) 150 extends from the top surface of the package body 140 to a respective one of the bond pads 121 disposed on the top surface of the semiconductor die 120. Each TMV 150 is preferably formed by creating a hole in the package body 140 using a laser or an etching solution, and filling such hole with a conductive material selected from copper, aluminum, gold, silver, tin, lead, bismuth, soldering materials or equivalents thereto. In this regard, it is contemplated that the fabrication of each TMV 150 may be facilitated by the completion of a reflow process subsequent to placing a ball fabricated from one of the aforementioned materials on top of the hole formed in the package body 140 through the use of one of the aforementioned processes.
As seen in
Due to the inclusion of the TMV's 150 therein, the semiconductor device 100 is particularly suited for having another semiconductor device stacked thereon and electrically connected thereto. In this regard, the lands or solder balls of a second semiconductor device can be electrically coupled to respective ones of the TMV's 150 exposed in the top surface of the package body 140. Along these lines, it is contemplated that the end of each TMV 150 extending to the top surface of the package body 140 have a generally concave configuration to partially accommodate the solder balls of a conventional BGA (Ball Grid Array) semiconductor device which may be stacked upon the semiconductor device 100, thus reducing the overall height or profile of the stack. Another semiconductor device suitable for stacking upon the semiconductor device 100 is an LGA (Land Grid Array) device, the stack comprising the semiconductor device 100 and the LGA device also being of comparatively reduced thickness due to the use of the TMV's 150 to facilitate the electrical interconnection therebetween.
Referring now to
Referring now to
In the next step S2 of the fabrication process for the semiconductor device 100, the semiconductor die 120 is prepared. More particularly, as shown in
Referring now to
Referring now to
In the next step S6 of the fabrication process for the semiconductor device 100, the TMV's 150 are formed in the package body 140. More particularly, the formation of the TMV's 150 comprises the initial step of forming vias or holes 140a in the package body 140 as shown in
Referring now to
Referring now to
The sole distinction between the semiconductor devices 100, 200 lies in the addition of through-mold vias (TMV's) 250 to the package body 140 of the semiconductor device 200. As seen in
Referring now to
In addition to the first semiconductor die 320, the semiconductor device 300 includes a second (lower) semiconductor die 325 which is also electrically connected to the substrate 110, and in particular the lands 113 thereof. Like the first semiconductor die 320, the second semiconductor die 325 defines opposed, generally planar top and bottom surfaces, and includes a plurality of bond pads 326 on that surface which defines the top surface as viewed from the perspective shown in
In the semiconductor device 300, at least portions of the first and second semiconductor dies 320, 325, the conductive wires 330, the conductive bumps 331, the top and bottom surfaces of the insulating layer 114, the conductive pattern 112, and the lands 113 are each encapsulated or covered by an encapsulant material which ultimately hardens into a package body 340 of the semiconductor device 300. The package body 340 may be fabricated from the same material described above in relation to the package body 140 of the semiconductor device 100. As seen in
In the semiconductor device 300, the package body 340 includes a plurality of through-mold vias (TMV's) 350 disposed therein. As seen in
Referring now to
In addition to the substrate 110, the semiconductor device 400 comprises a first (lower) semiconductor die 320 which is electrically connected to the conductive pattern 112 of the substrate 110. More particularly, the first semiconductor die 420 defines opposed, generally planar top and bottom surfaces, and includes a plurality of terminals or bond pads 421 disposed on the bottom surface thereof. Each of the bond pads 421 is electrically connected to the conductive pattern 112 through the use of a respective one of a plurality of conductive bumps 430. The conductive bumps 430 are each preferably fabricated from the same material described above in relation to the conductive bumps 130 of the semiconductor device 100.
The semiconductor device 400 further comprises an interposer 423 which is attached to the top surface of the first semiconductor die 420 through the use of an adhesive layer 415. The interposer 423 includes an interposer body 424 having a first conductive pattern 423a formed within the top surface thereof, a second conductive pattern 423b formed therein, and a third conductive pattern 423c which is also formed therein and electrically connects the first and second conductive patterns 423a, 423b to each other. That surface of the body 424 disposed furthest from the first conductive pattern 423a is secured to the top surface of the first semiconductor die 420 through the use of the aforementioned adhesive layer 413. As seen in
The semiconductor device 400 further comprises a second (upper) semiconductor die 425 which is electrically connected to the interposer 423, and in particular to the first conductive pattern 423a formed on the body 424 thereof. Like the first semiconductor die 420, the second semiconductor die 425 defines opposed, generally planar top and bottom surfaces. Disposed on the bottom surface of the first semiconductor die 425 is a plurality of conductive terminals or bond pads 426. The bond pads 426 are each electrically connected to the first conductive pattern 423a through the use of respective ones of a plurality of conductive bumps 431 which are each preferably fabricated from the same material used in relation to the conductive bumps 430. As seen in
In the semiconductor device 400, the interposer 423 (and hence the second semiconductor die 425) is electrically connected to the conductive pattern 112 of the substrate 110 through the use of one or more electrically conductive wires 432. More particularly, one end of each conductive wire 432 extends and is electrically connected to a portion of the first conductive pattern 423a which is exposed in the peripheral portion of the substrate 423, and in particular the body 424 thereof. The remaining, opposite end of the conductive wire 432 is electrically connected to a prescribed portion of the conductive pattern 112 of the substrate 110. Thus, the second semiconductor die 425 is capable of receiving electrical signals from and outputting electrical signals to an external circuit via the interposer 423, conductive wire(s) 432, and substrate 110.
In the semiconductor device 400, at least portions of the first and second semiconductor dies 420, 425, the conductive bumps 430, 431, the interposer 423, the conductive wires 432, the insulating layer 114 of the substrate 110, and the conductive pattern 112 are each encapsulated or covered by an encapsulant material which ultimately hardens into a package body 440 of the semiconductor device 100. The package body 440 may be fabricated from the same materials described above in relation to the package body 140 of the semiconductor device 100. The fully formed package body 440 preferably includes a generally planar top surface, and generally planar side surfaces which extend in generally flush or co-planar relation to respective side surfaces of the insulating layer 114 of the substrate 110.
In the semiconductor device 400, the package body 440 preferably includes a plurality of through-mold vias (TMV's) 450 formed therein. As seen in
Referring now to
The semiconductor device 500 further comprises an interposer 523 which is disposed on the top surface of the first semiconductor die 420 and electrically connected to the first semiconductor die 120. The interposer 523 includes an interposer body 524 having a first conductive pattern 523a formed within the top surface thereof, a second conductive pattern 523b formed therein, and a third conductive pattern 523c which is also formed therein and electrically connects the first and second conductive patterns 523a, 523b to each other. As seen in
The semiconductor device 500 further comprises the second (upper) semiconductor die 425 described above in relation to the semiconductor device 400. In this regard, the second semiconductor die 425 is electrically connected to the interposer 523, and in particular to the first conductive pattern 523a formed on the body 524 thereof. The bond pads 426 of the second semiconductor die 425 are each electrically connected to the first conductive pattern 523a through the use of respective ones of the aforementioned conductive bumps 431. As seen in
In the semiconductor device 500, at least portions of the first and second semiconductor dies 120, 425, the conductive bumps 130, 431, the interposer 523, the conductive balls 551, the insulating layer 114 of the substrate 110, and the conductive pattern 112 are each encapsulated or covered by an encapsulant material which ultimately hardens into a package body 540 of the semiconductor device 500. The package body 540 may be fabricated from the same materials described above in relation to the package body 140 of the semiconductor device 100. The fully formed package body 540 preferably includes a generally planar top surface, and generally planar side surfaces which extend in generally flush or co-planar relation to respective side surfaces of the insulating layer 114 of the substrate 110.
In the semiconductor device 500, the package body 140 preferably includes a plurality of through-mold vias (TMV's) 550 formed therein. Each TMV 550 includes a first region which is defined by a respective one of the conductive balls 551 electrically connected to the conductive pattern 112 of the substrate 110. In addition to the first region, each TMV 550 includes a second region 552 which extends from the top surface of the package body 140 to a respective one of the conductive balls 551. The second region 552 of each TMV 550 is identically configured to the above-described TMV's 250, 350, 450, and is preferably fabricated using the same process described above in relation to each TMV 150. In this regard, the second region 552 of each TMV 550 is defined by a metal-filled hole which is formed in the package body 540 to extend from the top surface thereof to a corresponding conductive ball 551 (i.e., the first region of the same TMV 550). Thus, each TMV 550 (comprising the second region 552 and the first region or conductive ball 551) extends from the top surface of the package body 540 to (and in electrical communication with) the conductive pattern 112. Since the second regions 552 of the TMV's 550 extend to respective ones of the conductive balls 551 rather than to the conductive pattern 112, each second region 552 is of a shorter height in comparison to the TMV's 450 included in the semiconductor device 400, though being fabricated in the same manner as indicated above. Due to the shortened height of height of the second regions 552 of the TMV's 550, including the holes used to form the same, potential adverse effects on the first and second semiconductor dies 120, 425 attributable to the formation of the holes is reduced, thus improving the reliability of the semiconductor device 500.
Referring now to
In the semiconductor device 600, at least portions of the semiconductor die 420, the conductive bumps 430, the insulating layer 114 of the substrate 110, and the conductive pattern 112 are each encapsulated or covered by an encapsulant material which ultimately hardens into a package body 640 of the semiconductor device 600. The package body 640 may be fabricated from the same materials described above in relation to the package body 140 of the semiconductor device 100. The fully formed package body 640 preferably includes a generally planar top surface, and generally planar side surfaces which extend in generally flush or co-planar relation to respective side surfaces of the insulating layer 114 of the substrate 110. The generally planar top surface of the semiconductor die 420 is preferably exposed in and substantially flush with the top surface of the package body 640.
In the semiconductor device 600, the package body 640 preferably includes a plurality of through-mold vias (TMV's) 650 formed therein. Each TMV 650 preferably comprises a conductive ball which is electrically connected to a peripheral portion of the conductive pattern 112. The conductive balls used to define the TMV's 650 are preferably fabricated from a conductive material selected from copper, aluminum, gold, silver, tin, lead, bismuth, soldering materials or equivalents thereto. Importantly, in the semiconductor device 600, the package body 640 is formed in a manner wherein portions of the conductive balls used to form the TMV's 650 protrude from the top surface of the package body 640 in the manner shown in
The semiconductor device 600 further comprises an interposer 623 which is disposed on and electrically connected to the TMV's 650. The interposer 623 includes an interposer body 624 having a first conductive pattern 623a formed within the top surface thereof, a second conductive pattern 623b formed therein, and a third conductive pattern 623c which is also formed therein and electrically connects the first and second conductive patterns 623a, 623b to each other. As seen in
Referring now to
Referring now to
In the next step S2 of the fabrication process for the semiconductor device 600, the semiconductor die 420 is prepared. More particularly, as shown in
Referring now to
Referring now to
Referring now to
In the next step S7 of the fabrication process for the semiconductor device 600 shown in
Referring now to
Referring now to
In the semiconductor device 700, a plurality of conductive balls (which ultimately define lower through-mold vias or TMV's 650 as described below) are electrically connected to a peripheral portion of the first conductive pattern 112. The conductive balls used to define the TMV's 650 are preferably fabricated from a conductive material selected from copper, aluminum, gold, silver, tin, lead, bismuth, soldering materials or equivalents thereto.
The semiconductor device 700 further comprises a first (lower) interposer 723 which is disposed on and electrically connected to the conductive balls ultimately defining the TMV's 650. The first interposer 723 includes an interposer body 724 having a first conductive pattern 723a formed within the top surface thereof, a second conductive pattern 723b formed therein, and a third conductive pattern 723c which is also formed therein and electrically connects the first and second conductive patterns 723a, 723b to each other. As seen in
The semiconductor device 700 also includes a second (upper) semiconductor die 425 which is identical to the above-described semiconductor 425 of the semiconductor device 400, and is electrically connected to a central portion of the first conductive pattern 723a of the first interposer 723 through the use of the conductive bumps 431 in the same manner described above in relation to electrical connection of the second semiconductor die 425 of the semiconductor device 400 to the first conductive pattern 423a of the interposer 423 thereof. In the semiconductor device 700, a plurality of conductive balls (which ultimately define upper through-mold vias or TMV's 750 as described below) are electrically connected to a peripheral portion of the first conductive pattern 723a of the first interposer 723. The conductive balls used to define the TMV's 750 are also preferably fabricated from a conductive material selected from copper, aluminum, gold, silver, tin, lead, bismuth, soldering materials or equivalents thereto.
In the semiconductor device 700, at least portions of the first and second semiconductor dies 420, 425, the first interposer 723, the conductive bumps 430, the conductive balls ultimately defining the TMV's 650, 750, the insulating layer 114 of the substrate 110, and the conductive pattern 112 are each encapsulated or covered by an encapsulant material which ultimately hardens into a package body 740 of the semiconductor device 700. The package body 740 may be fabricated from the same materials described above in relation to the package body 140 of the semiconductor device 100. The fully formed package body 740 preferably includes a generally planar top surface, and generally planar side surfaces which extend in generally flush or co-planar relation to respective side surfaces of the insulating layer 114 of the substrate 110. The generally planar top surface of the second semiconductor die 425 is preferably exposed in and substantially flush with the top surface of the package body 740.
In the semiconductor device 700, the TMVs 650 are defined by the encapsulation of the conductive balls electrically connected to and extending between the conductive pattern 112 of the substrate 110 and the second conductive pattern 723b of the interposer 723. Similarly, the upper TMVs 750 are defined by the partial encapsulation of the conductive balls electrically connected to the first conductive pattern 723a of the interposer 723 with the package body 740. Importantly, in the semiconductor device 700, the package body 740 is formed in a manner wherein portions of the conductive balls used to form the TMV's 750 protrude from the top surface of the package body 740 in the manner shown in
The semiconductor device 700 further comprises a second (upper) interposer 770 which is disposed on and electrically connected to the TMV's 750. The second interposer 770 includes an interposer body 774 having a first conductive pattern 771 formed within the top surface thereof, a second conductive pattern 772 formed therein, and a third conductive pattern 773 which is also formed therein and electrically connects the first and second conductive patterns 771, 772 to each other. As seen in
Referring now to
One of the differences between the semiconductor devices 800, 700 lies in the omission of the above-described second interposer 770 in the semiconductor device 800. Additionally, in the semiconductor device 800, the package body 740 described above in relation to the semiconductor device 700 is substituted with the package body 840 which is formed to completely cover the top surface of the second semiconductor die 425. This is in contrast to the semiconductor device 700 wherein the top surface of the second semiconductor die 425 is exposed in the top surface of the package body 740.
Another distinction between the semiconductor devices 800, 700 lies in the substitution of the above-described TMV's 750 of the semiconductor device 700 with the TMV's 850 included in the semiconductor device 800. In this regard, each of the TMV's 850 bears substantial structural similarity to the TMV's 550 described above in relation to the semiconductor device 500. More particularly, as seen in
Referring now to
The semiconductor device 900 further comprises a second (upper) semiconductor die 925. The second semiconductor die 925 defines opposed, generally planar top and bottom surfaces, and includes a plurality of conductive terminals or bond pads 926 disposed on the top surface thereof when viewed from the perspective shown in
In the semiconductor device 900, at least portions of the first and second semiconductor dies 420, 925, the conductive bumps 430, 931, the insulating layer 114 of the substrate 110 and the conductive pattern 112 are each encapsulated or covered by an encapsulant material which ultimately hardens into a package body 940 of the semiconductor device 900. The package body 940 may be fabricated from the same materials described above in relation to the package body 140 of the semiconductor device 100. The fully formed package body 940 preferably includes a generally planar top surface, and generally planar side surfaces which extend in substantially flush or co-planar relation to respective side surfaces of the insulating layer 114 of the substrate 110. As seen in
In the semiconductor device 900, the package body 940 preferably includes a plurality of through-mold vias (TMV's) 950 formed therein. Each TMV 950 preferably comprises a conductive ball which is electrically connected to a peripheral portion of the conductive pattern 112. The conductive balls used to define the TMV's 950 are preferably fabricated from a conductive material selected from copper, aluminum, gold, silver, tin, lead, bismuth, soldering materials or equivalents thereto. Importantly, in the semiconductor device 900, the package body 940 is formed in a manner wherein portions of the conductive balls used to form the TMV's 950 protrude from the top surface of the package body 940 in the manner shown in
The semiconductor device 900 further comprises an interposer 970 which is disposed on and electrically connected to the conductive bumps 931 and the TMV's 950. The interposer 970 includes an interposer body 974 having a first conductive pattern 971 formed within the top surface thereof, a second conductive pattern 972 formed therein, and a third conductive pattern 973 which is also formed therein and electrically connects the first and second conductive patterns 971, 972 to each other. As seen in
This disclosure provides exemplary embodiments of the present invention. The scope of the present invention is not limited by these exemplary embodiments. Numerous variations, whether explicitly provided for by the specification or implied by the specification, such as variations in structure, dimension, type of material and manufacturing process may be implemented by one of skill in the art in view of this disclosure.
This application is a divisional application of co-pending U.S. patent application Ser. No. 15/390,568 filed on Dec. 26, 2016, which is a divisional application of U.S. patent application Ser. No. 12/348,813 filed on Jan. 5, 2009, both of which are expressly incorporated by reference herein.
Number | Name | Date | Kind |
---|---|---|---|
2596993 | Gookin | May 1952 | A |
3435815 | Forcier | Apr 1969 | A |
3734660 | Davies et al. | May 1973 | A |
3838984 | Crane et al. | Oct 1974 | A |
4054238 | Lloyd et al. | Oct 1977 | A |
4189342 | Kock | Feb 1980 | A |
4221925 | Finley et al. | Sep 1980 | A |
4258381 | Inaba | Mar 1981 | A |
4289922 | Devlin | Sep 1981 | A |
4301464 | Otsuki et al. | Nov 1981 | A |
4332537 | Slepcevic | Jun 1982 | A |
4394712 | Anthony | Jul 1983 | A |
4417266 | Grabbe | Nov 1983 | A |
4451224 | Harding | May 1984 | A |
4499655 | Anthony | Feb 1985 | A |
4530152 | Roche et al. | Jul 1985 | A |
4541003 | Otsuka et al. | Sep 1985 | A |
4646710 | Schmid et al. | Apr 1987 | A |
4707724 | Suzuki et al. | Nov 1987 | A |
4727633 | Herrick | Mar 1988 | A |
4737839 | Burt | Apr 1988 | A |
4756080 | Thorp, Jr. et al. | Jul 1988 | A |
4812896 | Rothgery et al. | Mar 1989 | A |
4862245 | Pashby et al. | Aug 1989 | A |
4862246 | Masuda et al. | Aug 1989 | A |
4907067 | Derryberry | Mar 1990 | A |
4920074 | Shimizu et al. | Apr 1990 | A |
4935803 | Kalfus et al. | Jun 1990 | A |
4942454 | Mori et al. | Jul 1990 | A |
4987475 | Schlesinger et al. | Jan 1991 | A |
5018003 | Yasunaga | May 1991 | A |
5029386 | Chao et al. | Jul 1991 | A |
5041902 | McShane | Aug 1991 | A |
5057900 | Yamazaki | Oct 1991 | A |
5059379 | Tsutsumi et al. | Oct 1991 | A |
5065223 | Matsuki et al. | Nov 1991 | A |
5070039 | Johnson et al. | Dec 1991 | A |
5087961 | Long et al. | Feb 1992 | A |
5091341 | Asada et al. | Feb 1992 | A |
5096852 | Hobson et al. | Mar 1992 | A |
5118298 | Murphy | Jun 1992 | A |
5122860 | Kikuchi et al. | Jun 1992 | A |
5134773 | LeMaire et al. | Aug 1992 | A |
5151039 | Murphy | Sep 1992 | A |
5157475 | Yamaguchi | Oct 1992 | A |
5157480 | McShane et al. | Oct 1992 | A |
5168368 | Gow, 3rd et al. | Dec 1992 | A |
5172213 | Zimmerman | Dec 1992 | A |
5172214 | Casto | Dec 1992 | A |
5175060 | Enomoto et al. | Dec 1992 | A |
5200362 | Lin et al. | Apr 1993 | A |
5200809 | Kwon | Apr 1993 | A |
5214845 | King et al. | Jun 1993 | A |
5216278 | Lin et al. | Jun 1993 | A |
5218231 | Kudo | Jun 1993 | A |
5221642 | Burns | Jun 1993 | A |
5250841 | Sloan et al. | Oct 1993 | A |
5250843 | Eichelberger | Oct 1993 | A |
5252853 | Michii | Oct 1993 | A |
5258094 | Furui et al. | Nov 1993 | A |
5266834 | Nishi et al. | Nov 1993 | A |
5273938 | Lin et al. | Dec 1993 | A |
5277972 | Sakumoto et al. | Jan 1994 | A |
5278446 | Nagaraj et al. | Jan 1994 | A |
5279029 | Burns | Jan 1994 | A |
5281849 | Singh Deo et al. | Jan 1994 | A |
5285352 | Pastore et al. | Feb 1994 | A |
5294897 | Notani et al. | Mar 1994 | A |
5299647 | Mudd et al. | Apr 1994 | A |
5327008 | Djennas et al. | Jun 1994 | A |
5332864 | Liang et al. | Jul 1994 | A |
5335771 | Murphy | Aug 1994 | A |
5336931 | Juskey et al. | Aug 1994 | A |
5343076 | Katayama et al. | Aug 1994 | A |
5358905 | Chiu | Oct 1994 | A |
5365106 | Watanabe | Nov 1994 | A |
5381042 | Lerner et al. | Jan 1995 | A |
5391439 | Tornita et al. | Feb 1995 | A |
5406124 | Morita et al. | Apr 1995 | A |
5410180 | Fujii et al. | Apr 1995 | A |
5414299 | Wang et al. | May 1995 | A |
5417905 | LeMaire et al. | May 1995 | A |
5424576 | Djennas et al. | Jun 1995 | A |
5428248 | Cha | Jun 1995 | A |
5434057 | Bindra et al. | Jul 1995 | A |
5444301 | Song et al. | Aug 1995 | A |
5452511 | Chang | Sep 1995 | A |
5454905 | Fogelson | Oct 1995 | A |
5467032 | Lee | Nov 1995 | A |
5474958 | Djennas et al. | Dec 1995 | A |
5484274 | Neu | Jan 1996 | A |
5493151 | Asada et al. | Feb 1996 | A |
5508556 | Lin | Apr 1996 | A |
5517056 | Bigler et al. | May 1996 | A |
5521429 | Aono et al. | May 1996 | A |
5528076 | Pavio | Jun 1996 | A |
5534467 | Rostoker | Jul 1996 | A |
5539251 | Iverson et al. | Jul 1996 | A |
5543657 | Diffenderfer et al. | Aug 1996 | A |
5544412 | Romero et al. | Aug 1996 | A |
5545923 | Barber | Aug 1996 | A |
5581122 | Chao et al. | Dec 1996 | A |
5592019 | Ueda et al. | Jan 1997 | A |
5592025 | Clark et al. | Jan 1997 | A |
5594274 | Suetaki | Jan 1997 | A |
5595934 | Kim | Jan 1997 | A |
5604376 | Hamburgen et al. | Feb 1997 | A |
5608265 | Kitano et al. | Mar 1997 | A |
5608267 | Mahulikar et al. | Mar 1997 | A |
5625222 | Yoneda et al. | Apr 1997 | A |
5633528 | Abbott et al. | Jun 1997 | A |
5637922 | Fillion et al. | Jun 1997 | A |
5639990 | Nishihara et al. | Jun 1997 | A |
5640047 | Nakashima | Jun 1997 | A |
5641997 | Ohta et al. | Jun 1997 | A |
5643433 | Fukase et al. | Jul 1997 | A |
5644169 | Chun | Jul 1997 | A |
5646831 | Manteghi | Jul 1997 | A |
5650663 | Parthasaranthi | Jul 1997 | A |
5661088 | Tessier et al. | Aug 1997 | A |
5665996 | Williams et al. | Sep 1997 | A |
5673479 | Hawthorne | Oct 1997 | A |
5682062 | Gaul | Oct 1997 | A |
5683806 | Sakumoto et al. | Nov 1997 | A |
5683943 | Yamada | Nov 1997 | A |
5689135 | Ball | Nov 1997 | A |
5696666 | Miles et al. | Dec 1997 | A |
5701034 | Marrs | Dec 1997 | A |
5703407 | Hori | Dec 1997 | A |
5710064 | Song et al. | Jan 1998 | A |
5723899 | Shin | Mar 1998 | A |
5724233 | Honda et al. | Mar 1998 | A |
5726493 | Yamashita | Mar 1998 | A |
5736432 | Mackessy | Apr 1998 | A |
5745984 | Cole, Jr. et al. | May 1998 | A |
5753532 | Sim | May 1998 | A |
5753977 | Kusaka et al. | May 1998 | A |
5766972 | Takahashi et al. | Jun 1998 | A |
5767566 | Suda | Jun 1998 | A |
5770888 | Song et al. | Jun 1998 | A |
5776798 | Quan et al. | Jul 1998 | A |
5783861 | Son | Jul 1998 | A |
5801440 | Chu et al. | Sep 1998 | A |
5814877 | Diffenderfer et al. | Sep 1998 | A |
5814881 | Alagaratnam et al. | Sep 1998 | A |
5814883 | Sawai et al. | Sep 1998 | A |
5814884 | Davis et al. | Sep 1998 | A |
5817540 | Wark | Oct 1998 | A |
5818105 | Kouda | Oct 1998 | A |
5821457 | Mosley et al. | Oct 1998 | A |
5821615 | Lee | Oct 1998 | A |
5834830 | Cho | Nov 1998 | A |
5835988 | Ishii | Nov 1998 | A |
5844306 | Fujita et al. | Dec 1998 | A |
5854511 | Shin et al. | Dec 1998 | A |
5854512 | Manteghi | Dec 1998 | A |
5856911 | Riley | Jan 1999 | A |
5859471 | Kuraishi et al. | Jan 1999 | A |
5866939 | Shin et al. | Feb 1999 | A |
5866942 | Suzuki et al. | Feb 1999 | A |
5870289 | Tokuda et al. | Feb 1999 | A |
5871782 | Choi | Feb 1999 | A |
5874784 | Aoki et al. | Feb 1999 | A |
5877043 | Alcoa et al. | Mar 1999 | A |
5886397 | Ewer | Mar 1999 | A |
5973935 | Schoenfeld et al. | Oct 1999 | A |
5977630 | Woodworth et al. | Nov 1999 | A |
RE36773 | Nomi et al. | Jul 2000 | E |
6107679 | Noguchl | Aug 2000 | A |
6130823 | Lauder et al. | Oct 2000 | A |
6143981 | Glenn | Nov 2000 | A |
6150709 | Shin et al. | Nov 2000 | A |
6166430 | Yamaguchi | Dec 2000 | A |
6168969 | Farnworth | Jan 2001 | B1 |
6169329 | Farnworth et al. | Jan 2001 | B1 |
6177718 | Kozono | Jan 2001 | B1 |
6181002 | Juso et al. | Jan 2001 | B1 |
6184465 | Corisis | Feb 2001 | B1 |
6184573 | Pu | Feb 2001 | B1 |
6194777 | Abbott et al. | Feb 2001 | B1 |
6197615 | Song et al. | Mar 2001 | B1 |
6198171 | Huang et al. | Mar 2001 | B1 |
6201186 | Daniels et al. | Mar 2001 | B1 |
6201292 | Yagi et al. | Mar 2001 | B1 |
6204554 | Ewer et al. | Mar 2001 | B1 |
6208020 | Minamio et al. | Mar 2001 | B1 |
6208021 | Ohuchi et al. | Mar 2001 | B1 |
6208023 | Nakayama et al. | Mar 2001 | B1 |
6211462 | Carter, Jr. et al. | Apr 2001 | B1 |
6218731 | Huang et al. | Apr 2001 | B1 |
6222258 | Asano et al. | Apr 2001 | B1 |
6222259 | Park et al. | Apr 2001 | B1 |
6225146 | Yamaguchi et al. | May 2001 | B1 |
6229200 | McClellan et al. | May 2001 | B1 |
6229205 | Jeong et al. | May 2001 | B1 |
6238952 | Lin et al. | May 2001 | B1 |
6239367 | Hsuan et al. | May 2001 | B1 |
6239384 | Smith et al. | May 2001 | B1 |
6242281 | McClellan et al. | Jun 2001 | B1 |
6256200 | Lam et al. | Jul 2001 | B1 |
6258629 | Niones et al. | Jul 2001 | B1 |
6261864 | Jung et al. | Jul 2001 | B1 |
6281566 | Magni | Aug 2001 | B1 |
6282094 | Lo et al. | Aug 2001 | B1 |
6282095 | Houghton et al. | Aug 2001 | B1 |
6285075 | Combs et al. | Sep 2001 | B1 |
6291271 | Lee et al. | Sep 2001 | B1 |
6291273 | Miyaki et al. | Sep 2001 | B1 |
6294100 | Fan | Sep 2001 | B1 |
6294830 | Fjelstad | Sep 2001 | B1 |
6295977 | Ripper et al. | Oct 2001 | B1 |
6297548 | Moden et al. | Oct 2001 | B1 |
6303984 | Corisis | Oct 2001 | B1 |
6303997 | Lee | Oct 2001 | B1 |
6306685 | Liu et al. | Oct 2001 | B1 |
6307272 | Takahashi et al. | Oct 2001 | B1 |
6309909 | Ohgiyama | Oct 2001 | B1 |
6316822 | Venkateshwaran et al. | Nov 2001 | B1 |
6316838 | Ozawa et al. | Nov 2001 | B1 |
6323550 | Martin et al. | Nov 2001 | B1 |
6326243 | Suzuya et al. | Dec 2001 | B1 |
6326244 | Brooks et al. | Dec 2001 | B1 |
6326678 | Karnezos et al. | Dec 2001 | B1 |
6335564 | Pour | Jan 2002 | B1 |
6337510 | Chun-Jen et al. | Jan 2002 | B1 |
6339252 | Niones et al. | Jan 2002 | B1 |
6339255 | Shin | Jan 2002 | B1 |
6342730 | Jung et al. | Jan 2002 | B1 |
6348726 | Bayan et al. | Feb 2002 | B1 |
6495909 | Jung et al. | Feb 2002 | B2 |
6355502 | Kang et al. | Mar 2002 | B1 |
6359221 | Yamada et al. | Mar 2002 | B1 |
6362525 | Rahim | Mar 2002 | B1 |
6369447 | Mori | Apr 2002 | B2 |
6369454 | Chung | Apr 2002 | B1 |
6373127 | Baudouin et al. | Apr 2002 | B1 |
6377464 | Hashemi et al. | Apr 2002 | B1 |
6379982 | Ahn et al. | Apr 2002 | B1 |
6380048 | Boon et al. | Apr 2002 | B1 |
6384472 | Huang | May 2002 | B1 |
6388336 | Venkateshwaran et al. | May 2002 | B1 |
6395578 | Shin et al. | May 2002 | B1 |
6399415 | Bayan et al. | Jun 2002 | B1 |
6400004 | Fan et al. | Jun 2002 | B1 |
6410979 | Abe | Jun 2002 | B2 |
6414385 | Huang et al. | Jul 2002 | B1 |
6420779 | Sharma et al. | Jul 2002 | B1 |
6421013 | Chung | Jul 2002 | B1 |
6423643 | Furuhata et al. | Jul 2002 | B1 |
6429508 | Gang | Aug 2002 | B1 |
6429509 | Hsuan | Aug 2002 | B1 |
6437429 | Su et al. | Aug 2002 | B1 |
6444499 | Swiss et al. | Sep 2002 | B1 |
6448633 | Yee et al. | Sep 2002 | B1 |
6448661 | Kim et al. | Sep 2002 | B1 |
6452279 | Shimoda | Sep 2002 | B2 |
6459148 | Chun-Jen et al. | Oct 2002 | B1 |
6464121 | Reijnders | Oct 2002 | B2 |
6465883 | Olofsson | Oct 2002 | B2 |
6472735 | Isaak | Oct 2002 | B2 |
6475646 | Park et al. | Nov 2002 | B2 |
6476469 | Huang et al. | Nov 2002 | B2 |
6476474 | Hung | Nov 2002 | B1 |
6482680 | Khor et al. | Nov 2002 | B1 |
6483178 | Chuang | Nov 2002 | B1 |
6489676 | Taniguchi | Dec 2002 | B2 |
6492718 | Ohmori et al. | Dec 2002 | B2 |
6498099 | McClellan et al. | Dec 2002 | B1 |
6498392 | Azuma | Dec 2002 | B2 |
6507096 | Gang | Jan 2003 | B2 |
6507120 | Lo et al. | Jan 2003 | B2 |
6518089 | Coyle | Feb 2003 | B2 |
6525942 | Huang et al. | Feb 2003 | B2 |
6528893 | Jung et al. | Mar 2003 | B2 |
6534849 | Gang | Mar 2003 | B1 |
6545345 | Glenn et al. | Apr 2003 | B1 |
6545348 | Takano | Apr 2003 | B1 |
6552421 | Kishimoto et al. | Apr 2003 | B2 |
6559525 | Huang | May 2003 | B2 |
6566168 | Gang | May 2003 | B2 |
6573461 | Roeters et al. | Jun 2003 | B2 |
6577013 | Glenn | Jun 2003 | B1 |
6580161 | Kobayakawa | Jun 2003 | B2 |
6583503 | Akram et al. | Jun 2003 | B2 |
6545332 | Huang | Jul 2003 | B2 |
6585905 | Fan et al. | Jul 2003 | B1 |
6603196 | Lee et al. | Aug 2003 | B2 |
6624005 | DiCaprio et al. | Sep 2003 | B1 |
6627977 | Foster | Sep 2003 | B1 |
6646339 | Ku | Nov 2003 | B1 |
6667546 | Huang et al. | Dec 2003 | B2 |
6677663 | Ku et al. | Jan 2004 | B1 |
6686649 | Mathews et al. | Feb 2004 | B1 |
6696752 | Su et al. | Feb 2004 | B2 |
6700189 | Shibata | Mar 2004 | B2 |
6713375 | Shenoy | Mar 2004 | B2 |
6740964 | Sasaki | May 2004 | B2 |
6757178 | Okabe et al. | Jun 2004 | B2 |
6780770 | Larson | Aug 2004 | B2 |
6800936 | Kosemura et al. | Oct 2004 | B2 |
6812552 | Islam et al. | Nov 2004 | B2 |
6818973 | Foster | Nov 2004 | B1 |
6828665 | Pu | Dec 2004 | B2 |
6838761 | Karnezos | Jan 2005 | B2 |
6847109 | Shim | Jan 2005 | B2 |
6858919 | Seo et al. | Feb 2005 | B2 |
6861288 | Shim et al. | Mar 2005 | B2 |
6867492 | Auburger et al. | Mar 2005 | B2 |
6873054 | Miyazawa et al. | Mar 2005 | B2 |
6876068 | Lee et al. | Apr 2005 | B1 |
6878571 | Isaak et al. | Apr 2005 | B2 |
6897552 | Nakao | May 2005 | B2 |
6906416 | Karnezos | Jun 2005 | B2 |
6853572 | Sabharwal | Aug 2005 | B1 |
6933598 | Karnezos | Aug 2005 | B2 |
6927478 | Paek | Sep 2005 | B2 |
6946323 | Heo | Sep 2005 | B1 |
6967125 | Fee et al. | Nov 2005 | B2 |
6972481 | Karnezos | Dec 2005 | B2 |
6995459 | Lee et al. | Feb 2006 | B2 |
7002805 | Lee et al. | Feb 2006 | B2 |
7005327 | Kung et al. | Feb 2006 | B2 |
7015571 | Chang et al. | Mar 2006 | B2 |
7034387 | Karnezos | Apr 2006 | B2 |
7045396 | Crowley et al. | May 2006 | B2 |
7045887 | Karnezos | May 2006 | B2 |
7049691 | Karnezos | May 2006 | B2 |
7053469 | Koh et al. | May 2006 | B2 |
7053476 | Karnezos | May 2006 | B2 |
7053477 | Karnezos | May 2006 | B2 |
7057269 | Karnezes | Jun 2006 | B2 |
7061088 | Karnezos | Jun 2006 | B2 |
7064426 | Karnezos | Jun 2006 | B2 |
7075816 | Fee et al. | Jul 2006 | B2 |
7081661 | Takehara et al. | Jul 2006 | B2 |
7101731 | Karnezos | Sep 2006 | B2 |
7102209 | Bayan et al. | Sep 2006 | B1 |
7109572 | Fee et al. | Sep 2006 | B2 |
7125744 | Takehara et al. | Oct 2006 | B2 |
7166494 | Karnezes | Jan 2007 | B2 |
7169642 | Karnezos | Jan 2007 | B2 |
7245007 | Foster | Jan 2007 | B1 |
7185426 | Hiner et al. | Mar 2007 | B1 |
7193298 | Hong et al. | Mar 2007 | B2 |
7202554 | Kim et al. | Apr 2007 | B1 |
7205647 | Karnezos | Apr 2007 | B2 |
7211471 | Foster | May 2007 | B1 |
7242081 | Lee | Jul 2007 | B1 |
7247519 | Karnezos | Jul 2007 | B2 |
7253503 | Fusaro et al. | Aug 2007 | B1 |
7253511 | Karnezos et al. | Aug 2007 | B2 |
7271496 | Km | Sep 2007 | B2 |
7276799 | Lee | Oct 2007 | B2 |
7279361 | Karnezos | Oct 2007 | B2 |
7288434 | Karnezos | Oct 2007 | B2 |
7288835 | Yim et al. | Oct 2007 | B2 |
7298037 | Yim et al. | Nov 2007 | B2 |
7298038 | Filoteo, Jr. et al. | Nov 2007 | B2 |
7306973 | Karnezos | Nov 2007 | B2 |
7312519 | Song et al. | Dec 2007 | B2 |
7345361 | Mallik | Mar 2008 | B2 |
7372151 | Fan | May 2008 | B1 |
7602047 | Kwon et al. | Oct 2009 | B2 |
7642133 | Wu | Jan 2010 | B2 |
7671457 | Hiner | Mar 2010 | B1 |
7737539 | Kwon | Jun 2010 | B2 |
7777351 | Berry | Aug 2010 | B1 |
7939947 | Kwon et al. | May 2011 | B2 |
7960210 | Trezza | Jun 2011 | B2 |
8082537 | Rahman | Dec 2011 | B1 |
20010008305 | McClellan et al. | Jul 2001 | A1 |
20010011654 | Schmidt et al. | Aug 2001 | A1 |
20010044538 | Cheng et al. | Nov 2001 | A1 |
20020017710 | Kurashima | Feb 2002 | A1 |
20020024122 | Jung et al. | Feb 2002 | A1 |
20020027297 | Ikenaga et al. | Mar 2002 | A1 |
20020038873 | Hiyoshi | Apr 2002 | A1 |
20020061642 | Haji et al. | May 2002 | A1 |
20020072147 | Sayanagi et al. | Jun 2002 | A1 |
20020111009 | Huang et al. | Aug 2002 | A1 |
20020140061 | Lee | Oct 2002 | A1 |
20020140068 | Lee et al. | Oct 2002 | A1 |
20020140081 | Chou et al. | Oct 2002 | A1 |
20020158318 | Chen | Oct 2002 | A1 |
20020163015 | Lee et al. | Nov 2002 | A1 |
20020167060 | Buijsman et al. | Nov 2002 | A1 |
20030006055 | Chien-Hung et al. | Jan 2003 | A1 |
20030030131 | Lee et al. | Feb 2003 | A1 |
20030059644 | Datta et al. | Mar 2003 | A1 |
20030064548 | Isaak | Apr 2003 | A1 |
20030073265 | Hu et al. | Apr 2003 | A1 |
20030102537 | McLellan et al. | Jun 2003 | A1 |
20030164554 | Fee et al. | Sep 2003 | A1 |
20030168719 | Cheng et al. | Sep 2003 | A1 |
20030198032 | Collander et al. | Oct 2003 | A1 |
20040027788 | Chiu et al. | Feb 2004 | A1 |
20040056277 | Karnezos | Mar 2004 | A1 |
20040061212 | Karnezos | Apr 2004 | A1 |
20040061213 | Karnezos | Apr 2004 | A1 |
20040063242 | Karnezos | Apr 2004 | A1 |
20040063246 | Karnezos | Apr 2004 | A1 |
20040065963 | Karnezos | Apr 2004 | A1 |
20040080025 | Kasahara et al. | Apr 2004 | A1 |
20040164387 | Ikenaga et al. | Apr 2004 | A1 |
20040089926 | Hsu et al. | May 2004 | A1 |
20040222508 | Aoyagi | Nov 2004 | A1 |
20040253803 | Tomono et al. | Dec 2004 | A1 |
20050046002 | Lee et al. | Mar 2005 | A1 |
20060087020 | Hirano et al. | Apr 2006 | A1 |
20060157843 | Hwang | Jul 2006 | A1 |
20060231939 | Kawabata et al. | Oct 2006 | A1 |
20070007639 | Fukazawa | Jan 2007 | A1 |
20070023202 | Shibata | Feb 2007 | A1 |
20070210433 | Subraya et al. | Sep 2007 | A1 |
20080017968 | Choi | Jan 2008 | A1 |
20080136003 | Pendse | Jun 2008 | A1 |
20080230887 | Sun | Sep 2008 | A1 |
20080258289 | Pendse | Oct 2008 | A1 |
20090302437 | Kim et al. | Dec 2009 | A1 |
20100019360 | Khan | Jan 2010 | A1 |
20110304349 | Stillman et al. | Dec 2011 | A1 |
20120306078 | Pagaila | Dec 2012 | A1 |
Number | Date | Country |
---|---|---|
19734794 | Aug 1997 | DE |
0393997 | Oct 1990 | EP |
0459493 | Dec 1994 | EP |
0720225 | Mar 1996 | EP |
0720234 | Mar 1996 | EP |
0794572 | Oct 1997 | EP |
0844665 | May 1998 | EP |
0936671 | Aug 1999 | EP |
0989608 | Mar 2000 | EP |
1032037 | Aug 2000 | EP |
55163868 | Dec 1980 | JP |
5745959 | Mar 1982 | JP |
58160096 | Aug 1983 | JP |
59208756 | Nov 1984 | JP |
59227143 | Dec 1984 | JP |
60010756 | Jan 1985 | JP |
60116239 | Aug 1985 | JP |
60195957 | Oct 1985 | JP |
60231349 | Nov 1985 | JP |
6139555 | Feb 1986 | JP |
61248541 | Nov 1986 | JP |
629639 | Jan 1987 | JP |
633854 | Feb 1988 | JP |
63067762 | Mar 1988 | JP |
63188964 | Aug 1988 | JP |
63205935 | Aug 1988 | JP |
63233555 | Sep 1988 | JP |
63249345 | Oct 1988 | JP |
63289951 | Nov 1988 | JP |
63316470 | Dec 1988 | JP |
64054749 | Mar 1989 | JP |
1106456 | Apr 1989 | JP |
1175250 | Jul 1989 | JP |
1205544 | Aug 1989 | JP |
1251747 | Oct 1989 | JP |
2129948 | May 1990 | JP |
369248 | Jul 1991 | JP |
3177060 | Aug 1991 | JP |
3289162 | Dec 1991 | JP |
3289192 | Dec 1991 | JP |
4098864 | Mar 1992 | JP |
5129473 | May 1993 | JP |
5166992 | Jul 1993 | JP |
6061401 | Mar 1994 | JP |
692076 | Apr 1994 | JP |
6140563 | May 1994 | JP |
652333 | Sep 1994 | JP |
6252333 | Sep 1994 | JP |
6260532 | Sep 1994 | JP |
7297344 | Nov 1995 | JP |
7312405 | Nov 1995 | JP |
8064364 | Mar 1996 | JP |
8083877 | Mar 1996 | JP |
8125066 | May 1996 | JP |
964284 | Jun 1996 | JP |
8222682 | Aug 1996 | JP |
5283460 | Oct 1996 | JP |
8306853 | Nov 1996 | JP |
98205 | Jan 1997 | JP |
98206 | Jan 1997 | JP |
98207 | Jan 1997 | JP |
992775 | Apr 1997 | JP |
9260568 | Oct 1997 | JP |
9293822 | Nov 1997 | JP |
10022447 | Jan 1998 | JP |
10199934 | Jul 1998 | JP |
10256240 | Sep 1998 | JP |
11307675 | Nov 1999 | JP |
2000150765 | May 2000 | JP |
20010600648 | Mar 2001 | JP |
2002519848 | Jul 2002 | JP |
200203497 | Aug 2002 | JP |
2003243595 | Aug 2003 | JP |
2004158753 | Jun 2004 | JP |
941979 | Jan 1994 | KR |
19940010938 | May 1994 | KR |
19950018924 | Jun 1995 | KR |
19950041844 | Nov 1995 | KR |
19950044554 | Nov 1995 | KR |
19950052621 | Dec 1995 | KR |
1996074111 | Dec 1996 | KR |
9772358 | Nov 1997 | KR |
100220154 | Jun 1999 | KR |
20000072714 | Dec 2000 | KR |
20000086238 | Dec 2000 | KR |
20020049944 | Jun 2002 | KR |
9956316 | Nov 1999 | WO |
9967821 | Dec 1999 | WO |
Entry |
---|
National Semiconductor Corporation, “Leadless Leadframe Package,” Informational Pamphlet from webpage, 21 pages, Oct. 2002, www.national.com. |
Vishay, “4 Milliohms in the So-8: Vishay Siliconix Sets New Record for Power MOSFET On-Resistance,” Press Release from webpage, 3 pages, www.vishay.com/news/releases, Nov. 7, 2002. |
Patrick Mannion, “MOSFETs Break out of the Shackles of Wire Bonding,” Informational Packet, 5 pages, Electronic Design, Mar. 22, 1999 vol. 47, No. 6, www.elecdesign.com/1999/mar2299/ti/0322ti1.shtml. |
Number | Date | Country | |
---|---|---|---|
20180308788 A1 | Oct 2018 | US |
Number | Date | Country | |
---|---|---|---|
Parent | 15390568 | Dec 2016 | US |
Child | 16025465 | US | |
Parent | 12348813 | Jan 2009 | US |
Child | 15390568 | US |