Semiconductor device with through-mold via

Information

  • Patent Grant
  • 10811341
  • Patent Number
    10,811,341
  • Date Filed
    Monday, July 2, 2018
    6 years ago
  • Date Issued
    Tuesday, October 20, 2020
    4 years ago
Abstract
In accordance with the present description, there is provided multiple embodiments of a semiconductor device. In each embodiment, the semiconductor device comprises a substrate having a conductive pattern formed thereon. In addition to the substrate, each embodiment of the semiconductor device includes at least one semiconductor die which is electrically connected to the substrate, both the semiconductor die and the substrate being at least partially covered by a package body of the semiconductor device. In certain embodiments of the semiconductor device, through-mold vias are formed in the package body to provide electrical signal paths from an exterior surface thereof to the conductive pattern of the substrate. In other embodiments, through mold vias are also included in the package body to provide electrical signal paths between the semiconductor die and an exterior surface of the package body. Other embodiments of the semiconductor device comprise one or more interposers which are electrically connected to the through-mold vias, and may be covered by the package body and/or disposed in spaced relation thereto. In yet other embodiments of the semiconductor device, the interposer may not be electrically connected to the through mold vias, but may have one or more semiconductor dies of the semiconductor device electrically connected thereto.
Description
STATEMENT RE: FEDERALLY SPONSORED RESEARCH/DEVELOPMENT

Not Applicable


BACKGROUND

1. Field of the Invention


The present invention relates generally to semiconductor devices, and more particularly to a semiconductor device having a thin profile and optimized electrical signal paths to provide enhanced electrical performance.


2. Description of the Related Art


The variety of electronic devices utilizing semiconductor devices or packages has grown dramatically in recent years. These electronic devices include cellular phones, portable computers, etc. Each of these electronic devices typically includes a printed circuit board on which a significant number of such semiconductor devices or packages are secured to provide multiple electronic functions. These electronic devices are typically manufactured in reduced sizes and at reduced costs, which results in increased consumer demand. However, even though many semiconductor devices have been miniaturized, space on a printed circuit board remains limited and precious. Thus, there is a continuing need to develop semiconductor device designs (e.g., semiconductor devices which are of increasingly reduced thickness) to maximize the number of semiconductor devices that may be integrated into an electronic device, yet minimize the space needed to accommodate these semiconductor devices. The need also exists for new semiconductor device designs to possess increased functionality, despite the smaller size of slimmer/thinner profiles thereof.


One method to minimize the space needed to accommodate semiconductor devices is to stack plural semiconductor dies in a single semiconductor device which is itself fabricated to be of a reduced size. However, semiconductor devices including stacked plural semiconductor dies are typically connected to an external circuit board through the use of solder balls or lands disposed solely on a lower external surface thereof. In this regard, when the size of the semiconductor device itself is reduced, the available space for input/output terminals (e.g., lands) is restricted. As a result, when the size of the semiconductor device is reduced, it is often difficult to realize various functions thereof due the insufficient availability of input/output terminals. Stated another way, when plural semiconductor dies are stacked in a single semiconductor device, the need arises for an increased number of input/output terminals for inputting/outputting electrical signals to each semiconductor die, though the smaller size of the semiconductor device creates limits in the available space for increasing the number of input/output terminals. Thus, the problem that arises is that is often difficult to form the input/output terminals when the size of the semiconductor device is reduced. When the input/output terminals are formed using solder balls, this particular problem becomes even more severe due to the volume of solder balls.


In an effort to address the aforementioned problems, there has been developed POP (package on package) technology to stack a semiconductor device on another semiconductor device, and PIP (package in package) technology to install a semiconductor device in another semiconductor device. A typical PIP semiconductor device comprises various combinations of electronic components including passive devices, semiconductor dies, semiconductor packages, and/or other elements which are arranged in a horizontal direction, or stacked in a vertical direction on an underlying substrate. In many PIP devices, the substrate and the electronic components are interconnected to one another through the use of conductive wires alone or in combination with conductive bumps, with such electronic components thereafter being encapsulated by a suitable encapsulant material which hardens into a package body of the PIP device. However, the drawbacks of both POP and PIP technology is that it is difficult to secure and stack the input/output terminals through the use of either technology as a result of the input/output terminals of the semiconductor device typically being formed only on one surface (e.g., the lower surface) thereof. The present invention addresses these and other shortcomings of prior art POP and PIP devices, as will be described in more detail below.


BRIEF SUMMARY

In accordance with the present invention, there is provided multiple embodiments of a semiconductor device. In each embodiment, the semiconductor device comprises a substrate having a conductive pattern formed thereon. In addition to the substrate, each embodiment of the semiconductor device includes at least one semiconductor die which is electrically connected to the substrate, both the semiconductor die and the substrate being at least partially covered by a package body of the semiconductor device. In certain embodiments of the semiconductor device, through-mold vias are formed in the package body to provide electrical signal paths from an exterior surface thereof to the conductive pattern of the substrate. In other embodiments, through mold vias are also included in the package body to provide electrical signal paths between the semiconductor die and an exterior surface of the package body. Other embodiments of the semiconductor device comprise one or more interposers which are electrically connected to the through-mold vias, and may be covered by the package body and/or disposed in spaced relation thereto. In yet other embodiments of the semiconductor device, the interposer may not be electrically connected to the through mold vias, but may have one or more semiconductor dies of the semiconductor device electrically connected thereto.


The present invention is best understood by reference to the following detailed description when read in conjunction with the accompanying drawings.





BRIEF DESCRIPTION OF THE DRAWINGS

These, as well as other features of the present invention, will become more apparent upon reference to the drawings wherein:



FIG. 1 is a cross-sectional view of a semiconductor device constructed in accordance with a first embodiment of the present invention;



FIG. 2 is a cross-sectional view of a semiconductor device constructed in accordance with a second embodiment of the present invention;



FIG. 3 is a cross-sectional view of a semiconductor device constructed in accordance with a third embodiment of the present invention;



FIG. 4 is a cross-sectional view of a semiconductor device constructed in accordance with a fourth embodiment of the present invention;



FIG. 5 is a cross-sectional view of a semiconductor device constructed in accordance with a fifth embodiment of the present invention;



FIG. 6 is a cross-sectional view of a semiconductor device constructed in accordance with a sixth embodiment of the present invention;



FIG. 7 is a cross-sectional view of a semiconductor device constructed in accordance with a seventh embodiment of the present invention;



FIG. 8 is a cross-sectional view of a semiconductor device constructed in accordance with an eighth embodiment of the present invention;



FIG. 9 is a cross-sectional view of a semiconductor device constructed in accordance with a ninth embodiment of the present invention;



FIG. 10 is a flow chart illustrating an exemplary fabrication method for the semiconductor device shown in FIG. 1;



FIGS. 11A, 11B, 11C, 11D, 11E, 11F, 11G, and 11H are views illustrating an exemplary fabrication method for the semiconductor package shown in FIG. 1;



FIG. 12 is a flow chart illustrating an exemplary fabrication method for the semiconductor device shown in FIG. 6; and



FIGS. 13A, 13B, 13C, 13D, 13E, 13F, 13G, and 13H are views illustrating an exemplary fabrication method for the semiconductor package shown in FIG. 6.





Common reference numerals are used throughout the drawings and detailed description to indicate like elements.


DETAILED DESCRIPTION OF THE DRAWINGS

Referring now to the drawings wherein the showings are for purposes of illustrating various embodiments of the present invention and not for purposes of limiting the same, FIG. 1 depicts in cross-section a semiconductor device 100 constructed in accordance with a first embodiment of the present invention. The semiconductor device 100 comprises a substrate 110 which preferably has a generally quadrangular configuration. The substrate 110 can be selected from common circuit boards (e.g., rigid circuit boards and flexible circuit boards) and equivalents thereof. In this regard, the present invention is not intended to be limited to any particular type of substrate 110. By way of example and not by way of limitation, the substrate 110 may include an insulating layer 114 having opposed, generally planar top and bottom surfaces. Disposed on the top surface is an electrically conductive pattern 112, while disposed on the bottom surface are conductive lands 113. The conductive pattern 112 and lands 113 are electrically interconnected to each other in a prescribed pattern or arrangement through the use of conductive vias 111 which extend through the insulation layer 114 in a direction generally perpendicularly between the top and bottom surfaces thereof. A solder mask 115 is preferably coated on at least portions of the lands 113 and the bottom surface of the insulating layer 114. The solder mask 115 is used to protect portions of the lands 113 which would otherwise be exposed to the ambient environment.


The semiconductor device 100 further comprises a semiconductor die 120 which is electrically connected to the substrate 110, and in particular to the conductive pattern 112 thereof. The semiconductor die 120 defines opposed, generally planar top and bottom surfaces, and includes a plurality of terminals or bond pads 121 disposed on the top surface thereof. In FIG. 1, each of the bond pads 121 is depicted as projecting upwardly from the generally planar top surface of the semiconductor die 120. However, those of ordinary skill in the art will recognize that each of the bond pads 121 may be partially embedded within the semiconductor 120 so as to extend in substantially flush relation to the top surface thereof. The semiconductor die 120 further includes a plurality of through electrodes 122 formed therein and passing between the top and bottom surfaces thereof. As seen in FIG. 1, one end (the top end as viewed from the perspective shown in FIG. 1) of each electrode 122 is electrically coupled to a respective one of the bond pads 121, with the remaining end (the bottom end as viewed from the perspective shown in FIG. 1) extending to the bottom surface of the semiconductor die 120.


As further seen in FIG. 1, each of the electrodes 122 is electrically connected to the conductive pattern 112 of the substrate 110 through the use of respective ones of a plurality of conductive bumps 130. Examples of suitable material for the conductive bumps 130 include, but are not limited to, gold, silver, copper, soldering materials or equivalents thereto. As will be recognized by those of ordinary skill in the art, the conductive bumps 130, which are formed between the semiconductor die 120 and the substrate 110, effectively transmit electrical signals between the semiconductor die 120 and the substrate 110. Though not shown, it is contemplated that an underfill material may be disposed between the bottom surface of the semiconductor die 120 and the top surface of the insulating layer 114, the underfill material also covering portions of the conductive pattern 112 and the conductive bumps 130. The underfill material, if included, would serve to protect the semiconductor die 120 by absorbing stress according to differences between the thermal expansion coefficients of the substrate 110 and the semiconductor die 120. It is contemplated that the semiconductor die 120 may comprise a circuit that includes transistors, resistors and capacitors integrated on a silicon substrate.


The semiconductor device 100 further comprises a plurality of solder balls 160 which are electrically connected to the respective ones of the lands 113 of the substrate 110 in a prescribed pattern or arrangement. As seen in FIG. 1, the solder mask 115 extends into contact with the solder balls 160. Examples of suitable materials for the solder balls 160 include, but are not limited to, eutectic solders (e.g., Sn37Pb), high-lead solders (e.g., Sn95Pb) having a high melting point, lead-free solders (e.g., SnAg, SnCu, SnZn, SnZnBi, SnAgCu and SnAgBi), or equivalents thereto. As will be recognized, the solder balls 160 are used to electrically couple the substrate 110, and hence the semiconductor die 120, to an external circuit.


In the semiconductor device 100, at least portions of the semiconductor die 120, the conductive bumps 130, the top surface of the insulating layer 114, and the conductive pattern 112 are each encapsulated or covered by an encapsulant material which ultimately hardens into a package body 140 of the semiconductor device 100. The present invention is not intended to be limited to any specific material which could be used to facilitate the fabrication of the package body 140. For example, and not by way of limitation, the package body 140 can be formed from epoxy molding compounds or equivalents thereto. The fully formed package body 140 preferably includes a generally planar top surface, and generally planar side surfaces which extend in generally flush or co-planar relation to respective side surfaces of the insulating layer 114 of the substrate 110.


In the semiconductor device 100, the package body 140 includes a plurality of through-mold vias 150 formed therein. Each through-mold via (TMV) 150 extends from the top surface of the package body 140 to a respective one of the bond pads 121 disposed on the top surface of the semiconductor die 120. Each TMV 150 is preferably formed by creating a hole in the package body 140 using a laser or an etching solution, and filling such hole with a conductive material selected from copper, aluminum, gold, silver, tin, lead, bismuth, soldering materials or equivalents thereto. In this regard, it is contemplated that the fabrication of each TMV 150 may be facilitated by the completion of a reflow process subsequent to placing a ball fabricated from one of the aforementioned materials on top of the hole formed in the package body 140 through the use of one of the aforementioned processes.


As seen in FIG. 1, each TMV 150 has a generally conical configuration. More particularly, each TMV 150 is of a first diameter at a respective one of the bond pads 121, and a second diameter at the top surface of the package body 140, the second diameter exceeding the first diameter. As such, each TMV 150 defines a continuous side wall which is inclined at a predetermined angle relative to the top surface of the package body 140. As will be recognized by those of ordinary skill in the art, each TMV 150 creates an electrically conductive path from the semiconductor die 120 to the top surface of the package body 140, whereas the conductive bumps 130, substrate 110 and solder balls 160 collectively define an electrically conductive path which extends from the semiconductor die 120 in an opposite direction, such as toward an underlying substrate to which the semiconductor device 110 may ultimately be electrically connected through the use of the solder balls 160. Those of ordinary skill in the art will recognize that each TMV 150 may have a shape or configuration differing from that shown in FIG. 1 without departing from the spirit and scope of the present invention.


Due to the inclusion of the TMV's 150 therein, the semiconductor device 100 is particularly suited for having another semiconductor device stacked thereon and electrically connected thereto. In this regard, the lands or solder balls of a second semiconductor device can be electrically coupled to respective ones of the TMV's 150 exposed in the top surface of the package body 140. Along these lines, it is contemplated that the end of each TMV 150 extending to the top surface of the package body 140 have a generally concave configuration to partially accommodate the solder balls of a conventional BGA (Ball Grid Array) semiconductor device which may be stacked upon the semiconductor device 100, thus reducing the overall height or profile of the stack. Another semiconductor device suitable for stacking upon the semiconductor device 100 is an LGA (Land Grid Array) device, the stack comprising the semiconductor device 100 and the LGA device also being of comparatively reduced thickness due to the use of the TMV's 150 to facilitate the electrical interconnection therebetween.


Referring now to FIG. 10, there is provided a flow chart which sets forth an exemplary method for fabricating the semiconductor device 100 of the present invention shown in FIG. 1. The method comprises the steps of preparing the substrate (S1), preparing the semiconductor die (S2), forming conductive bumps on the semiconductor die (S3), attaching and electrically connecting the semiconductor die to the substrate (S4), encapsulation to form a package body (S5), forming TMV's in the package body (S6), and the connection of solder balls to the substrate (S7). FIGS. 11A-11H provide illustrations corresponding to these particular steps, as will be discussed in more detail below.


Referring now to FIG. 11A, in the initial step S1 of the fabrication process for the semiconductor device 100, the substrate 110 having the above-described structural attributes is provided. As indicated above, a solder mask 115 may be coated on at least portions of the lands 113 and the bottom surface of the insulating layer 114.


In the next step S2 of the fabrication process for the semiconductor device 100, the semiconductor die 120 is prepared. More particularly, as shown in FIG. 11B, the semiconductor die 120 is formed to include the aforementioned bond pads 121 on the top surface thereof, and the through-electrodes 122 which pass through the semiconductor die 120 between the top and bottom surfaces thereof, the electrodes 122 being electrically coupled to respective ones of the bond pads 121 as indicated above. Thereafter, as illustrated in FIG. 11C, step S3 is completed wherein the conductive bumps 130 are electrically connected to those ends of the through electrodes 122 opposite those ends electrically coupled to the bond pads 121. Thus, the electrodes 122 effectively electrically couple the bond pads 121 to respective ones of the conductive bumps 130.


Referring now to FIG. 11D, in the next step S4 of the fabrication process for the semiconductor device 100, the semiconductor die 120 is electrically connected to the substrate 110. More particularly, the conductive bumps 130 electrically connected to the semiconductor die 120 as described above in relation to step S3 are each electrically connected to the conductive pattern 112 of the substrate 110. As also indicated above, an underfill material may be interposed between the semiconductor die 120 and the substrate 110, such underfill material thus covering or encapsulating at least portions of the conductive bumps 130.


Referring now to FIG. 11E, in the next step S5 of the fabrication process for the semiconductor device 100, at least portions of the semiconductor die 120, the conductive bumps 130, the conductive pattern 112 and the top surface of the insulating layer 114 are each encapsulated or covered by an encapsulant material which ultimately hardens into the package body 140 of the semiconductor device 100. As indicated above, the fully formed package body 140 preferably includes a generally planar top surface, and generally planar side surfaces which extend in generally flush or co-planar relation to respective side surfaces of the insulating layer 114 of the substrate 110. The encapsulation step S5 can be carried out by transfer molding using a mold or dispensing molding using a dispenser.


In the next step S6 of the fabrication process for the semiconductor device 100, the TMV's 150 are formed in the package body 140. More particularly, the formation of the TMV's 150 comprises the initial step of forming vias or holes 140a in the package body 140 as shown in FIG. 11F. Each of the holes 140a extends from the top surface of the package body 140 to a respective one of the bond pads 121. As indicated above, the holes 140a may be formed through the use of a laser drilling or chemical etching process. After being formed in the package body 140 in the aforementioned manner, each of the holes 140a is filled with a conductive metal material as shown in FIG. 11G, thus completing the formation of the TMV's 150. As also indicated above, the filling of each hole 140a with the metal material may be accomplished through the completion of a reflow process subsequent to the placement of a ball fabricated from a suitable conductive metal material upon that end of each hole 140 extending to the top surface of the package body 140.


Referring now to FIG. 11H, in the next step S7 of the fabrication process for the semiconductor device 100, the solder balls 160 are electrically connected to respective ones of the lands 113 of the substrate 110. As seen in FIG. 11H, the solder mask 115 may extend into contact with the solder balls 160. The solder balls 160 may be fabricated from the materials described above in relation thereto.


Referring now to FIG. 2, there is shown a semiconductor device 200 constructed in accordance with a second embodiment of the present invention. The semiconductor device 200 is substantially similar to the above-described semiconductor device 100, with only the differences between the semiconductor devices 200, 100 being described below.


The sole distinction between the semiconductor devices 100, 200 lies in the addition of through-mold vias (TMV's) 250 to the package body 140 of the semiconductor device 200. As seen in FIG. 2, each of the TMV's 250 extends from the top surface of the package body 140 to a corresponding portion of the conductive pattern 112 of the substrate 110. Each TMV 250 is preferably fabricated using the same process described above in relation to each TMV 150. Advantageously, in the semiconductor device 200, the inclusion of the TMV's 250 increases the available number of input/output terminals of the semiconductor device 200 in comparison to the semiconductor device 100.


Referring now to FIG. 3, there is shown a semiconductor device 300 constructed in accordance with a third embodiment of the present invention. The semiconductor device 300 comprises the above-described substrate 110. In addition to the substrate 110, the semiconductor device 300 comprises a first (upper) semiconductor die 320 which is attached to the top surface of the insulating layer 114 of the substrate 110 (as viewed from the perspective shown in FIG. 3) through the use of an adhesive layer 323. The first semiconductor die 320 defines opposed, generally planar top and bottom surfaces, and includes a plurality of terminals or bond pads 321 disposed on the top surface thereof. In this regard, the bottom surface of the first semiconductor die 320 is that surface which is attached to the substrate 110 through the use of the adhesive layer 323. In the semiconductor device 300, the bond pads 321 of the first semiconductor die 320 are electrically connected to the conductive pattern 112 of the substrate 110 through the use of a plurality of conductive wires 330. Each conductive wire 330 may be formed by the completion of a normal wire bonding method, that is, by forming a ball bond at the corresponding bond pad 321 of the first semiconductor die 320, and then forming a stitch bonding region at a prescribed portion of the conductive pattern 112 of the substrate 110. Alternatively, each conductive wire 330 may be formed by a reverse loop wire bonding method, that is, by forming a ball bond at the corresponding bond pad 321 and corresponding portion of the conductive pattern 112, and then connecting such ball bonds to each other.


In addition to the first semiconductor die 320, the semiconductor device 300 includes a second (lower) semiconductor die 325 which is also electrically connected to the substrate 110, and in particular the lands 113 thereof. Like the first semiconductor die 320, the second semiconductor die 325 defines opposed, generally planar top and bottom surfaces, and includes a plurality of bond pads 326 on that surface which defines the top surface as viewed from the perspective shown in FIG. 3. In this regard, each of the bond pads 326 of the second semiconductor die 325 is electrically connected to a respective one of the lands 113 through the use of respective ones of a plurality of conductive bumps 331. The conductive bumps 331 are each preferably fabricated from the same material described above in relation to the conductive bumps 130 of the semiconductor device 100.


In the semiconductor device 300, at least portions of the first and second semiconductor dies 320, 325, the conductive wires 330, the conductive bumps 331, the top and bottom surfaces of the insulating layer 114, the conductive pattern 112, and the lands 113 are each encapsulated or covered by an encapsulant material which ultimately hardens into a package body 340 of the semiconductor device 300. The package body 340 may be fabricated from the same material described above in relation to the package body 140 of the semiconductor device 100. As seen in FIG. 3, the fully formed package body 340 preferably includes a generally planar top surface when viewed from the perspective shown in FIG. 3, a generally planar bottom surface when viewed from the same perspective, and generally planar side surfaces which extend generally perpendicularly between the top and bottom surfaces in generally flush or co-planar relation to respective side surfaces of the insulating layer 114 of the substrate 110.


In the semiconductor device 300, the package body 340 includes a plurality of through-mold vias (TMV's) 350 disposed therein. As seen in FIG. 3, certain ones of the TMV's 350 extend from the top surface of the package body 340 to a corresponding portion of the conductive pattern 112 of the substrate 110. The remaining TMV's 350 extend from the bottom surface of the package body 340 to respective ones of the lands 113 of the substrate 110. Each TMV 350 is identically configured to the above-described TMV's 250 of the semiconductor device 200, and is preferably fabricated using the same process described above in relation to each TMV 150 of the semiconductor device 100. Along these lines, it is contemplated that the end of each TMV 350 extending to the top surface and/or the bottom surface of the package body 340 may have a generally concave configuration to partially accommodate solder balls of a conventional BGA semiconductor device which may be stacked on the top surface and/or the bottom surface of the semiconductor device 300. In this regard, the inclusion of the TMV's 350 in the semiconductor device 300 makes the semiconductor device 300 particularly suited for having one or more additional semiconductor devices stacked on the top and/or bottom surfaces thereof.


Referring now to FIG. 4, there is shown a semiconductor device 400 constructed in accordance with a fourth embodiment of the present invention. The semiconductor device 400 comprises the above-described substrate 110. Additionally, in the semiconductor device 400, the above-described solder balls 160 are formed on and electrically connected to respective ones of the lands 113 of the substrate 110. Further, the above-described solder mask 115 is preferably applied to the bottom surface of the insulating layer 114 of the substrate 110, the solder mask 115 being coated on at least portions of the lands 113 and extending into contact with portions of each of the solder balls 160.


In addition to the substrate 110, the semiconductor device 400 comprises a first (lower) semiconductor die 320 which is electrically connected to the conductive pattern 112 of the substrate 110. More particularly, the first semiconductor die 420 defines opposed, generally planar top and bottom surfaces, and includes a plurality of terminals or bond pads 421 disposed on the bottom surface thereof. Each of the bond pads 421 is electrically connected to the conductive pattern 112 through the use of a respective one of a plurality of conductive bumps 430. The conductive bumps 430 are each preferably fabricated from the same material described above in relation to the conductive bumps 130 of the semiconductor device 100.


The semiconductor device 400 further comprises an interposer 423 which is attached to the top surface of the first semiconductor die 420 through the use of an adhesive layer 415. The interposer 423 includes an interposer body 424 having a first conductive pattern 423a formed within the top surface thereof, a second conductive pattern 423b formed therein, and a third conductive pattern 423c which is also formed therein and electrically connects the first and second conductive patterns 423a, 423b to each other. That surface of the body 424 disposed furthest from the first conductive pattern 423a is secured to the top surface of the first semiconductor die 420 through the use of the aforementioned adhesive layer 413. As seen in FIG. 4, the first and second conductive patterns 423a, 423b are formed within the body 424 of the interposer 423 so as to extend along respective ones of a spaced, generally parallel pair of planes. On the other hand, the third conductive pattern 423c is formed in a direction which extends generally perpendicularly between the planes along which respective ones of the first and second patterns 423a, 423b extend.


The semiconductor device 400 further comprises a second (upper) semiconductor die 425 which is electrically connected to the interposer 423, and in particular to the first conductive pattern 423a formed on the body 424 thereof. Like the first semiconductor die 420, the second semiconductor die 425 defines opposed, generally planar top and bottom surfaces. Disposed on the bottom surface of the first semiconductor die 425 is a plurality of conductive terminals or bond pads 426. The bond pads 426 are each electrically connected to the first conductive pattern 423a through the use of respective ones of a plurality of conductive bumps 431 which are each preferably fabricated from the same material used in relation to the conductive bumps 430. As seen in FIG. 4, the second and third conductive patterns 423b, 423c of the interposer 423 are configured to effectively route signals between a portion of the first conductive pattern 423a to which the second semiconductor die 425 is electrically connected to another portion of the first conductive pattern 423a which is located outwardly beyond the lateral side surfaces of the second semiconductor die 425. In this regard, when the interposer 423 is captured between the first and second semiconductor dies 420, 425 in the manner shown in FIG. 4, a peripheral portion of the interposer 423 protrudes beyond the lateral side surfaces of each of the first and second semiconductor dies 420, 425. Additionally, a portion of the first conductive pattern 423a is exposed in the body 424 of such peripheral portion of the interposer 423.


In the semiconductor device 400, the interposer 423 (and hence the second semiconductor die 425) is electrically connected to the conductive pattern 112 of the substrate 110 through the use of one or more electrically conductive wires 432. More particularly, one end of each conductive wire 432 extends and is electrically connected to a portion of the first conductive pattern 423a which is exposed in the peripheral portion of the substrate 423, and in particular the body 424 thereof. The remaining, opposite end of the conductive wire 432 is electrically connected to a prescribed portion of the conductive pattern 112 of the substrate 110. Thus, the second semiconductor die 425 is capable of receiving electrical signals from and outputting electrical signals to an external circuit via the interposer 423, conductive wire(s) 432, and substrate 110.


In the semiconductor device 400, at least portions of the first and second semiconductor dies 420, 425, the conductive bumps 430, 431, the interposer 423, the conductive wires 432, the insulating layer 114 of the substrate 110, and the conductive pattern 112 are each encapsulated or covered by an encapsulant material which ultimately hardens into a package body 440 of the semiconductor device 100. The package body 440 may be fabricated from the same materials described above in relation to the package body 140 of the semiconductor device 100. The fully formed package body 440 preferably includes a generally planar top surface, and generally planar side surfaces which extend in generally flush or co-planar relation to respective side surfaces of the insulating layer 114 of the substrate 110.


In the semiconductor device 400, the package body 440 preferably includes a plurality of through-mold vias (TMV's) 450 formed therein. As seen in FIG. 4, each of the TMV's 450 extends from the top surface of the package body 440 to a corresponding portion of the conductive pattern 112 of the substrate 110. Each TMV 450 is identically configured to the above-described TMV's 250, 350, and is preferably fabricated using the same process described above in relation to each TMV 150.


Referring now to FIG. 5, there is shown a semiconductor device 500 constructed in accordance with a fifth embodiment of the present invention. The semiconductor device 500 comprises the above-described substrate 110. Additionally, in the semiconductor device 500, the above-described solder balls 160 are formed on and electrically connected to respective ones of the lands 113 of the substrate 110. Further, the above-described solder mask 115 is preferably applied to the bottom surface of the insulating layer 114 of the substrate 110, the solder mask 115 being coated on at least portions of the lands 113 and extending into contact with portions of each of the solder balls 160. The semiconductor device 500 also includes a first semiconductor die 120 which is identical to the above-described semiconductor 120 of the semiconductor device 100, and is electrically connected to the conductive pattern 112 of the substrate 110 through the use of the conductive bumps 130 in the same manner described above in relation to the semiconductor device 100. In addition to the first semiconductor die 120, also electrically connected to the conductive pattern 112 of the substrate 110 is a plurality of conductive balls 551. As seen in FIG. 5, the conductive balls 551 are electrically connected to a peripheral portion of the conductive pattern 112. Each of the conductive balls 551 is preferably fabricated from a conductive material selected from copper, aluminum, gold, silver, tin, lead, bismuth, soldering materials or equivalents thereto.


The semiconductor device 500 further comprises an interposer 523 which is disposed on the top surface of the first semiconductor die 420 and electrically connected to the first semiconductor die 120. The interposer 523 includes an interposer body 524 having a first conductive pattern 523a formed within the top surface thereof, a second conductive pattern 523b formed therein, and a third conductive pattern 523c which is also formed therein and electrically connects the first and second conductive patterns 523a, 523b to each other. As seen in FIG. 5, the first and second conductive patterns 523a, 523b are formed within the body 524 of the interposer 523 so as to extend along respective ones of a spaced, generally parallel pair of planes. On the other hand, the third conductive pattern 523c is formed in a direction which extends generally perpendicularly between the planes along which respective ones of the first and second conductive patterns 523a, 523b extend. In the semiconductor device 500, the second conductive pattern 523b of the interposer 523 is electrically connected to the bond pads 121 of the first semiconductor die 121. As is also seen in FIG. 5, the interposer 523 is sized relative to the first semiconductor die 120 such that the side surfaces of the body 524 extend in substantially co-planar relation to respective side surfaces of the first semiconductor die 120.


The semiconductor device 500 further comprises the second (upper) semiconductor die 425 described above in relation to the semiconductor device 400. In this regard, the second semiconductor die 425 is electrically connected to the interposer 523, and in particular to the first conductive pattern 523a formed on the body 524 thereof. The bond pads 426 of the second semiconductor die 425 are each electrically connected to the first conductive pattern 523a through the use of respective ones of the aforementioned conductive bumps 431. As seen in FIG. 5, the side surfaces of the body 524 of the interposer 523 also extend in substantially co-planar to respective side surfaces of the second semiconductor die 425. Thus, when the interposer 523 is captured between the first and second semiconductor dies 120, 425 in the manner shown in FIG. 5, the side surfaces of the body 524 of the interposer 523 extend in generally co-planar relation to respective ones of the lateral side surfaces of each of the first and second semiconductor dies 120, 425.


In the semiconductor device 500, at least portions of the first and second semiconductor dies 120, 425, the conductive bumps 130, 431, the interposer 523, the conductive balls 551, the insulating layer 114 of the substrate 110, and the conductive pattern 112 are each encapsulated or covered by an encapsulant material which ultimately hardens into a package body 540 of the semiconductor device 500. The package body 540 may be fabricated from the same materials described above in relation to the package body 140 of the semiconductor device 100. The fully formed package body 540 preferably includes a generally planar top surface, and generally planar side surfaces which extend in generally flush or co-planar relation to respective side surfaces of the insulating layer 114 of the substrate 110.


In the semiconductor device 500, the package body 140 preferably includes a plurality of through-mold vias (TMV's) 550 formed therein. Each TMV 550 includes a first region which is defined by a respective one of the conductive balls 551 electrically connected to the conductive pattern 112 of the substrate 110. In addition to the first region, each TMV 550 includes a second region 552 which extends from the top surface of the package body 140 to a respective one of the conductive balls 551. The second region 552 of each TMV 550 is identically configured to the above-described TMV's 250, 350, 450, and is preferably fabricated using the same process described above in relation to each TMV 150. In this regard, the second region 552 of each TMV 550 is defined by a metal-filled hole which is formed in the package body 540 to extend from the top surface thereof to a corresponding conductive ball 551 (i.e., the first region of the same TMV 550). Thus, each TMV 550 (comprising the second region 552 and the first region or conductive ball 551) extends from the top surface of the package body 540 to (and in electrical communication with) the conductive pattern 112. Since the second regions 552 of the TMV's 550 extend to respective ones of the conductive balls 551 rather than to the conductive pattern 112, each second region 552 is of a shorter height in comparison to the TMV's 450 included in the semiconductor device 400, though being fabricated in the same manner as indicated above. Due to the shortened height of height of the second regions 552 of the TMV's 550, including the holes used to form the same, potential adverse effects on the first and second semiconductor dies 120, 425 attributable to the formation of the holes is reduced, thus improving the reliability of the semiconductor device 500.


Referring now to FIG. 6, there is shown a semiconductor device 600 constructed in accordance with a sixth embodiment of the present invention. The semiconductor device 600 comprises the above-described substrate 110. Additionally, in the semiconductor device 600, the above-described solder balls 160 are formed on and electrically connected to respective ones of the lands 113 of the substrate 110. Further, the above-described solder mask 115 is preferably applied to the bottom surface of the insulating layer 114 of the substrate 110, the solder mask 115 being coated on at least portions of the lands 113 and extending into contact with portions of each of the solder balls 160. The semiconductor device 600 also includes a semiconductor die 420 which is identical to the above-described semiconductor 420 of the semiconductor device 400, and is electrically connected to the conductive pattern 112 of the substrate 110 through the use of the conductive bumps 430 in the same manner described above in relation to the semiconductor device 400.


In the semiconductor device 600, at least portions of the semiconductor die 420, the conductive bumps 430, the insulating layer 114 of the substrate 110, and the conductive pattern 112 are each encapsulated or covered by an encapsulant material which ultimately hardens into a package body 640 of the semiconductor device 600. The package body 640 may be fabricated from the same materials described above in relation to the package body 140 of the semiconductor device 100. The fully formed package body 640 preferably includes a generally planar top surface, and generally planar side surfaces which extend in generally flush or co-planar relation to respective side surfaces of the insulating layer 114 of the substrate 110. The generally planar top surface of the semiconductor die 420 is preferably exposed in and substantially flush with the top surface of the package body 640.


In the semiconductor device 600, the package body 640 preferably includes a plurality of through-mold vias (TMV's) 650 formed therein. Each TMV 650 preferably comprises a conductive ball which is electrically connected to a peripheral portion of the conductive pattern 112. The conductive balls used to define the TMV's 650 are preferably fabricated from a conductive material selected from copper, aluminum, gold, silver, tin, lead, bismuth, soldering materials or equivalents thereto. Importantly, in the semiconductor device 600, the package body 640 is formed in a manner wherein portions of the conductive balls used to form the TMV's 650 protrude from the top surface of the package body 640 in the manner shown in FIG. 6. Thus, the height of each TMV 650 slightly exceeds the height or thickness of the package body 640. It is also contemplated that the package body 640 may be fabricated by attaching a mold film to the substrate 110, such mold film partially covering the semiconductor die 420 and TMV's 650 in the aforementioned manner.


The semiconductor device 600 further comprises an interposer 623 which is disposed on and electrically connected to the TMV's 650. The interposer 623 includes an interposer body 624 having a first conductive pattern 623a formed within the top surface thereof, a second conductive pattern 623b formed therein, and a third conductive pattern 623c which is also formed therein and electrically connects the first and second conductive patterns 623a, 623b to each other. As seen in FIG. 6, the first and second conductive patterns 623a, 623b are formed within the body 624 of the interposer 623 so as to extend along respective ones of a spaced, generally parallel pair of planes. On the other hand, the third conductive pattern 623c is formed in a direction which extends generally perpendicularly between the planes along which respective ones of the first and second conductive patterns 623a, 623b extend. In the semiconductor device 600, the second conductive pattern 623b of the interposer 623 is electrically connected to the exposed portions of the TMV's 650 in the manner shown in FIG. 6. Due to those portions of the TMV's 650 to which the interposer 623 is electrically connected protruding above the top surface of the package body 640, a narrow space or gap 615 is defined between the top surface of the package body 640 (as well as the top surface of the semiconductor die 420) and the interposer 623 (i.e., the bottom surface of the body 624). The formation of the gap 615 between the package body 640 and the interposer 623 enhances the ability of the semiconductor die 420 to dissipate heat outside of the semiconductor device 600. Advantageously, the inclusion of the interposer 623 in the semiconductor device 600 allows a wiring pattern of the TMV's 650 to be selectively redistributed using the interposer 623. As is also seen in FIG. 6, the interposer 623 is sized relative to the package body 640 such that the side surfaces of the body 624 extend in substantially co-planar relation to respective side surfaces of the package body 640.


Referring now to FIG. 12, there is provided a flow chart which sets forth an exemplary method for fabricating the semiconductor device 600 of the present invention shown in FIG. 6. The method comprises the steps of preparing the substrate (S1), preparing the semiconductor die (S2), forming conductive bumps on the semiconductor die (S3), attaching and electrically connecting the semiconductor die to the substrate (S4), forming TMV's on the substrate (S5), encapsulation to form a package body (S6), attaching an interposer to the TMV's (S7), and the connection of solder balls to the substrate (S8). FIGS. 13A-13H provide illustrations corresponding to these particular steps, as will be discussed in more detail below.


Referring now to FIG. 13A, in the initial step S1 of the fabrication process for the semiconductor device 600, the substrate 110 having the above-described structural attributes is provided. As indicated above, a solder mask 115 may be coated on at least portions of the lands 113 and the bottom surface of the insulating layer 114.


In the next step S2 of the fabrication process for the semiconductor device 600, the semiconductor die 420 is prepared. More particularly, as shown in FIG. 13B, the semiconductor die 420 is formed to include the aforementioned bond pads 421 on the bottom surface thereof. As shown in FIG. 13B, the bond pads 421 are formed on the bottom surface of the semiconductor die 420 so as to protrude therefrom. In this regard, those of ordinary skill in the art will recognize that the bond pads 421 may alternatively be formed so as to be at least partially embedded in the semiconductor die 420 and to extend in substantially flush relation to the bottom surface thereof. Thereafter, as illustrated in FIG. 13C, step S3 is completed wherein the conductive bumps 430 are electrically connected to respective ones of the bond pads 121.


Referring now to FIG. 13D, in the next step S4 of the fabrication process for the semiconductor device 600, the semiconductor die 420 is electrically connected to the substrate 110. More particularly, the conductive bumps 430 electrically connected to the semiconductor die 420 as described above in relation to step S3 are each electrically connected to the conductive pattern 112 of the substrate 110, and hence to the lands 113.


Referring now to FIG. 13E, in the next step S5 of the fabrication process for the semiconductor device 600, the TMV's 650 are formed on the substrate 110. More particularly, as explained above, the formation of the TMV's 650 is facilitated by forming the aforementioned conductive balls on respective peripheral portions of the conductive pattern 112 of the substrate 110. Thus, the TMV's 650 extend at least partially about the periphery of the semiconductor die 420 in the manner shown in FIG. 13E.


Referring now to FIG. 13F, in the next step S6 of the fabrication process for the semiconductor device 600, at least portions of the semiconductor die 420, the conductive bumps 430, the TMV's 650, the conductive pattern 112 and the top surface of the insulating layer 114 are each encapsulated or covered by an encapsulant material which ultimately hardens into the package body 640 of the semiconductor device 600. As indicated above, the fully formed package body 640 preferably includes a generally planar top surface, and generally planar side surfaces which extend in generally flush or co-planar relation to respective side surfaces of the insulating layer 114 of the substrate 110. As also indicated above, the package body 640 is formed such that the top surface of the semiconductor die 420 extends in substantially flush relation to the top surface of the package body, with the TMV's 650 protruding slightly beyond the top surface of the package body 640. The encapsulation step S6 can be carried out by transfer molding using a mold, dispensing molding using a dispenser, or through the use of the aforementioned mold film.


In the next step S7 of the fabrication process for the semiconductor device 600 shown in FIG. 13G, the interposer 623 is electrically connected to the TMV's 650. More particularly, the second conductive pattern 623b of the interposer 623 is electrically connected to the exposed portions of the TMV's 650 such that the aforementioned gap 615 is defined between the bottom surface of the body 624 of the interposer 623 and the top surface of the package body 640.


Referring now to FIG. 13H, in the next step S8 of the fabrication process for the semiconductor device 600, the solder balls 160 are electrically connected to respective ones of the lands 113 of the substrate 110. As seen in FIG. 13H, the solder mask 115 may extend into contact with the solder balls 160. The solder balls 160 may be fabricated from the materials described above in relation thereto.


Referring now to FIG. 7, there is shown a semiconductor device 700 constructed in accordance with a seventh embodiment of the present invention. The semiconductor device 700 comprises the above-described substrate 110. Additionally, in the semiconductor device 700, the above-described solder balls 160 are formed on and electrically connected to respective ones of the lands 113 of the substrate 110. Further, the above-described solder mask 115 is preferably applied to the bottom surface of the insulating layer 114 of the substrate 110, the solder mask 115 being coated on at least portions of the lands 113 and extending into contact with portions of each of the solder balls 160. The semiconductor device 700 also includes a first (lower) semiconductor die 420 which is identical to the above-described semiconductor 420 of the semiconductor device 400, and is electrically connected to the conductive pattern 112 of the substrate 110 through the use of the conductive bumps 430 in the same manner described above in relation to the semiconductor device 400.


In the semiconductor device 700, a plurality of conductive balls (which ultimately define lower through-mold vias or TMV's 650 as described below) are electrically connected to a peripheral portion of the first conductive pattern 112. The conductive balls used to define the TMV's 650 are preferably fabricated from a conductive material selected from copper, aluminum, gold, silver, tin, lead, bismuth, soldering materials or equivalents thereto.


The semiconductor device 700 further comprises a first (lower) interposer 723 which is disposed on and electrically connected to the conductive balls ultimately defining the TMV's 650. The first interposer 723 includes an interposer body 724 having a first conductive pattern 723a formed within the top surface thereof, a second conductive pattern 723b formed therein, and a third conductive pattern 723c which is also formed therein and electrically connects the first and second conductive patterns 723a, 723b to each other. As seen in FIG. 7, the first and second conductive patterns 723a, 723b are formed within the body 724 of the first interposer 723 so as to extend along respective ones of a spaced, generally parallel pair of planes. On the other hand, the third conductive pattern 723c is formed in a direction which extends generally perpendicularly between the planes along which respective ones of the first and second conductive patterns 723a, 723b extend. In the semiconductor device 700, the second conductive pattern 723b of the first interposer 723 is electrically connected to the conductive balls ultimately defining the TMV's 650 in the manner shown in FIG. 7. Additionally, the first interposer 723, and in particular a central portion of the bottom surface of the body 724 thereof, is attached to the top surface of the first semiconductor die through the use of an adhesive layer 415.


The semiconductor device 700 also includes a second (upper) semiconductor die 425 which is identical to the above-described semiconductor 425 of the semiconductor device 400, and is electrically connected to a central portion of the first conductive pattern 723a of the first interposer 723 through the use of the conductive bumps 431 in the same manner described above in relation to electrical connection of the second semiconductor die 425 of the semiconductor device 400 to the first conductive pattern 423a of the interposer 423 thereof. In the semiconductor device 700, a plurality of conductive balls (which ultimately define upper through-mold vias or TMV's 750 as described below) are electrically connected to a peripheral portion of the first conductive pattern 723a of the first interposer 723. The conductive balls used to define the TMV's 750 are also preferably fabricated from a conductive material selected from copper, aluminum, gold, silver, tin, lead, bismuth, soldering materials or equivalents thereto.


In the semiconductor device 700, at least portions of the first and second semiconductor dies 420, 425, the first interposer 723, the conductive bumps 430, the conductive balls ultimately defining the TMV's 650, 750, the insulating layer 114 of the substrate 110, and the conductive pattern 112 are each encapsulated or covered by an encapsulant material which ultimately hardens into a package body 740 of the semiconductor device 700. The package body 740 may be fabricated from the same materials described above in relation to the package body 140 of the semiconductor device 100. The fully formed package body 740 preferably includes a generally planar top surface, and generally planar side surfaces which extend in generally flush or co-planar relation to respective side surfaces of the insulating layer 114 of the substrate 110. The generally planar top surface of the second semiconductor die 425 is preferably exposed in and substantially flush with the top surface of the package body 740.


In the semiconductor device 700, the TMVs 650 are defined by the encapsulation of the conductive balls electrically connected to and extending between the conductive pattern 112 of the substrate 110 and the second conductive pattern 723b of the interposer 723. Similarly, the upper TMVs 750 are defined by the partial encapsulation of the conductive balls electrically connected to the first conductive pattern 723a of the interposer 723 with the package body 740. Importantly, in the semiconductor device 700, the package body 740 is formed in a manner wherein portions of the conductive balls used to form the TMV's 750 protrude from the top surface of the package body 740 in the manner shown in FIG. 7. Thus, the height of each TMV 750 slightly exceeds the height or thickness of the package body 740. As indicated above, each TMV 650, 750 preferably comprises a respective one of the aforementioned conductive balls which are each electrically connected to a peripheral portion of the first interposer 723.


The semiconductor device 700 further comprises a second (upper) interposer 770 which is disposed on and electrically connected to the TMV's 750. The second interposer 770 includes an interposer body 774 having a first conductive pattern 771 formed within the top surface thereof, a second conductive pattern 772 formed therein, and a third conductive pattern 773 which is also formed therein and electrically connects the first and second conductive patterns 771, 772 to each other. As seen in FIG. 7, the first and second conductive patterns 771, 772 are formed within the body 774 of the second interposer 770 so as to extend along respective ones of a spaced, generally parallel pair of planes. On the other hand, the third conductive pattern 773 is formed in a direction which extends generally perpendicularly between the planes along which respective ones of the first and second conductive patterns 771, 772 extend. In the semiconductor device 700, the second conductive pattern 772 of the second interposer 770 is electrically connected to the exposed portions of the TMV's 750 in the manner shown in FIG. 7. Due to those portions of the TMV's 750 to which the second interposer 770 is electrically connected protruding above the top surface of the package body 740, a narrow space or gap 715 is defined between the top surface of the package body 740 (as well as the top surface of the second semiconductor die 425) and the second interposer 770 (i.e., the bottom surface of the body 774). The formation of the gap 715 between the package body 740 and the second interposer 770 enhances the ability of the second semiconductor die 425 to dissipate heat outside of the semiconductor device 700. Advantageously, the inclusion of the second interposer 770 in the semiconductor device 700 allows a wiring pattern of the TMV's 750 to be selectively redistributed using the interposer 770.


Referring now to FIG. 8, there is shown a semiconductor device 800 constructed in accordance with an eighth embodiment of the present invention. The semiconductor device 800 is substantially similar to the above-described semiconductor device 700, with only the differences between the semiconductor devices 800, 700 being described below.


One of the differences between the semiconductor devices 800, 700 lies in the omission of the above-described second interposer 770 in the semiconductor device 800. Additionally, in the semiconductor device 800, the package body 740 described above in relation to the semiconductor device 700 is substituted with the package body 840 which is formed to completely cover the top surface of the second semiconductor die 425. This is in contrast to the semiconductor device 700 wherein the top surface of the second semiconductor die 425 is exposed in the top surface of the package body 740.


Another distinction between the semiconductor devices 800, 700 lies in the substitution of the above-described TMV's 750 of the semiconductor device 700 with the TMV's 850 included in the semiconductor device 800. In this regard, each of the TMV's 850 bears substantial structural similarity to the TMV's 550 described above in relation to the semiconductor device 500. More particularly, as seen in FIG. 8, each TMV 850 includes a first region which is defined by a respective one of a plurality of conductive balls 851 which are each electrically connected to a peripheral portion of the first conductive pattern 723a of the interposer 723. In addition to the first region, each TMV 850 includes a second region 852 which extends from the top surface of the package body 840 to a respective one of the conductive balls 851. The second region 852 of each TMV 850 is identically configured to the above-described TMV's 250, 350, 450, 550, and is preferably fabricated using the same process described above in relation to each TMV 150. In this regard, the second region 852 of each TMV 850 is defined by a metal-filled hole which is formed in the package body 840 to extend from the top surface thereof to a corresponding conductive ball 851 (i.e., the first region of the same TMV 850). Thus, each TMV 850 (comprising the second region 852 and the first region or conductive ball 851) extends from the top surface of the package body 840 to (and in electrical communication with) the first conductive pattern 723a of the interposer 723.


Referring now to FIG. 9, there is shown a semiconductor device 900 constructed in accordance with a ninth embodiment of the present invention. The semiconductor device 900 comprises the above-described substrate 110. Additionally, in the semiconductor device 900, the above-described solder balls 160 are formed on and electrically connected to respective ones of the lands 113 of the substrate 110. Further, the above-described solder mask 115 is preferably applied to the bottom surface of the insulating layer 114 of the substrate 110, the solder mask 115 being coated on at least portions of the lands 113 and extending into contact with portions of each of the solder balls 160. The semiconductor device 900 also includes a first (lower) semiconductor die 420 which is identical to the above-described semiconductor 420 of the semiconductor device 400, and is electrically connected to the conductive pattern 112 of the substrate 110 through the use of the conductive bumps 430 in the same manner described above in relation to the semiconductor device 400.


The semiconductor device 900 further comprises a second (upper) semiconductor die 925. The second semiconductor die 925 defines opposed, generally planar top and bottom surfaces, and includes a plurality of conductive terminals or bond pads 926 disposed on the top surface thereof when viewed from the perspective shown in FIG. 9. The bottom surface of the second semiconductor die 925 is attached to the top surface of the first semiconductor die 420 through the use of an intervening adhesive layer 415. The first and second semiconductor dies 420, 925 are preferably sized relative to each other such that the side surfaces thereof extend in substantially flush relation to each other when the first and second semiconductor dies 420, 925 are attached to each other through the use of the adhesive layer 415. Formed on and electrically connected to each of the bond pads 926 is a respective one of a plurality of conductive bumps 931, each of which is preferably fabricated from the same material used to facilitate the fabrication of conductive bumps 430 used to electrically connect the first semiconductor die 420 to the conductive pattern 112 of the substrate 110.


In the semiconductor device 900, at least portions of the first and second semiconductor dies 420, 925, the conductive bumps 430, 931, the insulating layer 114 of the substrate 110 and the conductive pattern 112 are each encapsulated or covered by an encapsulant material which ultimately hardens into a package body 940 of the semiconductor device 900. The package body 940 may be fabricated from the same materials described above in relation to the package body 140 of the semiconductor device 100. The fully formed package body 940 preferably includes a generally planar top surface, and generally planar side surfaces which extend in substantially flush or co-planar relation to respective side surfaces of the insulating layer 114 of the substrate 110. As seen in FIG. 9, portions of each of the conductive bumps 931 preferably protrude from the top surface of the package body 940.


In the semiconductor device 900, the package body 940 preferably includes a plurality of through-mold vias (TMV's) 950 formed therein. Each TMV 950 preferably comprises a conductive ball which is electrically connected to a peripheral portion of the conductive pattern 112. The conductive balls used to define the TMV's 950 are preferably fabricated from a conductive material selected from copper, aluminum, gold, silver, tin, lead, bismuth, soldering materials or equivalents thereto. Importantly, in the semiconductor device 900, the package body 940 is formed in a manner wherein portions of the conductive balls used to form the TMV's 950 protrude from the top surface of the package body 940 in the manner shown in FIG. 9. Thus, the height of each TMV 950 slightly exceeds the height or thickness of the package body 940.


The semiconductor device 900 further comprises an interposer 970 which is disposed on and electrically connected to the conductive bumps 931 and the TMV's 950. The interposer 970 includes an interposer body 974 having a first conductive pattern 971 formed within the top surface thereof, a second conductive pattern 972 formed therein, and a third conductive pattern 973 which is also formed therein and electrically connects the first and second conductive patterns 971, 972 to each other. As seen in FIG. 9, the first and second conductive patterns 971, 972 are formed within the body 974 of the interposer 623 so as to extend along respective ones of a spaced, generally parallel pair of planes. On the other hand, the third conductive pattern 973 is formed in a direction which extends generally perpendicularly between the planes along which respective ones of the first and second conductive patterns 971, 972 extend. In the semiconductor device 900, the second conductive pattern 972 of the interposer 970 is electrically connected to the exposed portions of the conductive bumps 931 and the TMV's 950 in the manner shown in FIG. 9. However, no space or gap such as the aforementioned gaps 615, 715 is defined between the interposer 970 and the top surface of the package body 940. Rather, the interposer 970, and in particular the bottom surface of the body 974 thereof, is in direct contact with the top surface of the package body 940. Advantageously, the inclusion of the interposer 970 in the semiconductor device 900 allows a wiring pattern of the conductive bumps 931 and the TMV's 950 to be selectively redistributed using the interposer 970. As is also seen in FIG. 9, the interposer 970 is sized relative to the package body 940 such that the side surfaces of the body 974 extend in substantially co-planar relation to respective side surfaces of the package body 940.


This disclosure provides exemplary embodiments of the present invention. The scope of the present invention is not limited by these exemplary embodiments. Numerous variations, whether explicitly provided for by the specification or implied by the specification, such as variations in structure, dimension, type of material and manufacturing process may be implemented by one of skill in the art in view of this disclosure.

Claims
  • 1. A semiconductor device comprising: a substrate having an electrically conductive pattern disposed adjacent to a top major surface and conductive lands disposed adjacent to an opposing bottom major surface, wherein the electrically conductive pattern and the conductive lands are electrically connected to each other;a first semiconductor die electrically connected to the conductive lands of the substrate and directly mounted to the bottom major surface of the substrate;an electronic component electrically connected to the electrically conductive pattern of the substrate and mounted to the top major surface of the substrate;a first package body encapsulating the first semiconductor die;a second package body encapsulating the electronic component, wherein: the first semiconductor die is interposed between a bottom exterior surface of the first package body and the bottom major surface of the substrate; andthe electronic component is interposed between a top exterior surface of the second package body and the top major surface of the substrate; anda first conductive via structure comprising a first conductive via portion and a second conductive via portion, wherein: the first conductive via portion extends from a first conductive land towards the bottom exterior surface of the first package body;the second conductive via portion extends from a second conductive land towards the bottom exterior surface of the first package body;the first conductive via portion comprises a first outer surface exposed by the bottom exterior surface of the first package body and configured as a first external electrical interconnect structure; andthe second conductive via portion comprises a second outer surface exposed by the bottom exterior surface of the first package body and configured as a second external electrical interconnect structure.
  • 2. The semiconductor device of claim 1, wherein: the first conductive via portion comprises a first single continuous conductive structure that extends from the first conductive land to the bottom exterior surface of the first package body;the second conductive via portion comprises a second single continuous conductive structure that extends from the second conductive land to the bottom exterior surface of the first package body;the first outer surface and the second outer surface are adapted for receiving one or more conductive ball structures adjacent the bottom exterior surface of the first package body; andthe first semiconductor die is interposed between the first conductive via portion and the second conductive via portion in a cross-sectional view.
  • 3. The semiconductor device of claim 1, wherein: the substrate is other than a semiconductor die; andthe first semiconductor die is mounted to the conductive lands with conductive bumps.
  • 4. The semiconductor device of claim 1, further comprising: a second conductive via structure comprising a third conductive via portion, wherein: the third conductive via portion extends from a first portion of the electrically conductive pattern towards the top exterior surface of the second package body; andthe third conductive via portion comprises a third outer surface exposed in the top exterior surface of the second package body.
  • 5. The semiconductor device of claim 4, wherein: the second conductive via structure further comprises a fourth conductive via portion;the fourth conductive via portion extends from a second portion of the electrically conductive pattern towards the top exterior surface of the second package body;the fourth conductive via portion comprises a fourth outer surface exposed in the top exterior surface of the second package body;the third outer surface and the fourth outer surface are adapted for receiving one or more conductive ball structures adjacent the top exterior surface of the second package body; andthe electronic component is interposed between the third conductive via portion and the fourth conductive via portion in a cross-sectional view.
  • 6. The semiconductor device of claim 1, wherein: the first package body comprises first exterior side surfaces extending generally perpendicularly between the bottom exterior surface of the first package body and the substrate;the second package body comprises second exterior side surface extending generally perpendicularly between the top exterior surface of the second package body and the substrate; andthe first exterior side surfaces and second exterior side surfaces are generally co-planar with side surfaces of the substrate.
  • 7. A semiconductor device comprising: a substrate having an electrically conductive pattern disposed adjacent to a top major surface and conductive lands disposed adjacent to an opposing bottom major surface, wherein: the electrically conductive pattern and the conductive lands are electrically connected to each other; andthe electrically conductive pattern and the conductive lands are separated by an intervening insulating layer;a first semiconductor die electrically connected to the conductive lands of the substrate and directly mounted to the bottom major surface of the substrate;a first package body encapsulating the first semiconductor die and at least portions of the bottom major surface of the substrate; anda first conductive via structure comprising a first conductive via portion and a second conductive via portion, wherein: the first semiconductor die is interposed between a bottom exterior surface of the first package body and the bottom major surface of the substrate;the bottom exterior surface of the package body is an outermost surface of the semiconductor device;the first conductive via portion extends from at least a first conductive land towards the bottom exterior surface of the first package body;the second conductive via portion extends from at least a second conductive land towards the bottom exterior surface of the first package body;the first conductive via portion comprises a first outer surface exposed by the bottom exterior surface of the first package body and is configured as a first external electrical interconnect structure;the second conductive via portion comprises a second outer surface exposed by the bottom exterior surface of the first package body and is configured as a second external electrical interconnect structure;the first outer surface and the second outer surface are each adapted for receiving one or more conductive ball structures adjacent the bottom exterior surface of the first package body; andthe first semiconductor die is interposed between the first conductive via portion and the second conductive via portion in a cross-sectional view.
  • 8. The semiconductor device of claim 7, further comprising: an electronic component electrically connected to the electrically conductive pattern of the substrate and mounted to the top major surface of the substrate; anda second package body encapsulating the electronic component and at least portions of the top major surface of the substrate, wherein: the electronic component is interposed between a top exterior surface of the second package body and the top major surface of the substrate; andthe bottom exterior surface of the first package body is adapted for attaching to a next level of assembly.
  • 9. The semiconductor device of claim 8, further comprising: a second conductive via structure comprising a third conductive via portion, wherein: the third conductive via portion extends from a first portion of the electrically conductive pattern towards the top exterior surface of the second package body; andthe third conductive via portion comprises a third outer surface exposed by the top exterior surface of the second package body.
  • 10. The semiconductor device of claim 9, wherein: the second conductive via structure further comprises a fourth conductive via portion;the fourth conductive via portion extends from a second portion of the electrically conductive pattern towards the top exterior surface of the second package body;the fourth conductive via portion comprises a fourth outer surface exposed in the top exterior surface of the second package body;the substrate is other than a semiconductor die; andthe first semiconductor die is electrically connected to the conductive lands with conductive bumps.
  • 11. A semiconductor device, comprising: a substrate having an electrically conductive pattern disposed adjacent to a top major surface and conductive lands disposed adjacent to an opposing bottom major surface, wherein the electrically conductive pattern and the conductive lands are electrically connected to each other and separated by an insulating layer;a first semiconductor die electrically connected to the conductive lands of the substrate and directly mounted to the bottom major surface of the substrate;an electronic component electrically connected to the electrically conductive pattern of the substrate and mounted to the top major surface of the substrate;a first package body that encapsulates at least a portion of the first semiconductor die and encapsulates at least portions of the substrate; anda first conductive via structure comprising a first conductive via portion disposed on one side of the first semiconductor die and a second conductive via portion disposed on a second side of the first semiconductor die;wherein: the first conductive via portion extends from at least a first conductive land towards a bottom exterior surface of the first package body;the second conductive via portion extends from at least a second conductive land towards the bottom exterior surface of the first package body;the first conductive via portion comprises a first outer surface exposed by the bottom exterior surface of the first package body and is configured as a first external electrical interconnect structure; andthe second conductive via portion comprises a second outer surface exposed by the bottom exterior surface of the first package body and is configured as a second external electrical interconnect structure.
  • 12. The structure of claim 11, wherein: the substrate is other than a semiconductor die;the first outer surface and the second outer surface are each adapted for receiving one or more conductive ball structures adjacent the bottom exterior surface of the first package body;the first package body overlaps a major surface of the first semiconductor die that is distal to the bottom surface of the substrate and proximate to the bottom exterior surface of the first package body; andthe first semiconductor die is interposed between the first conductive via portion and the second conductive via portion in a cross-sectional view.
  • 13. The structure of claim 11, wherein the first outer surface and the second outer surface each comprise a concave shape configured to accommodate a solder structure.
  • 14. The structure of claim 11, wherein the first semiconductor die is electrically connected to the conductive lands with conductive bumps.
  • 15. The structure of claim 11, wherein: the first conductive via portion comprises a first single continuous conductive structure that extends from the a first conductive land to the bottom exterior surface of the first package body;the second conductive via portion comprises a second single continuous conductive structure that extends from the second conductive land to the bottom exterior surface of the first package body;the first outer surface and the second outer surface are each substantially co-planar with the bottom exterior surface of the first package body;the first conductive via portion is disposed laterally inward from a first exterior side surface of the first package body; andthe second conductive via portion is disposed laterally inward from a second exterior side surface of the first package body.
  • 16. The structure of claim 11, further comprising: a second package body encapsulating the electronic component such that the second package body overlaps a major surface of the electronic component that is distal to the top surface of the substrate and proximate to a top exterior surface of the second package body.
  • 17. The structure of claim 16, further comprising: a second conductive via structure comprising a third conductive via portion, wherein: the third conductive via portion extends from a first portion of the electrically conductive pattern towards the top exterior surface of the second package body; andthe third conductive via portion comprises a third outer surface exposed by the top exterior surface of the second package body.
  • 18. The structure of claim 17, wherein: the electronic component is electrically connected with conductive connective structures that are of a different type than those used to electrically connect the first semiconductor die to the conductive lands;the second conductive via structure further comprises a fourth conductive via structure;the fourth conductive via portion extends from a second portion of the electrically conductive pattern towards the top exterior surface of the second package body;the fourth conductive via portion comprises a fourth outer surface exposed by the top exterior surface of the second package body;the third outer surface and the fourth outer surface are each adapted for receiving one or more conductive ball structures adjacent to the top exterior surface of the second package body; andthe electronic component is interposed between the third conductive via portion and the fourth conductive via portion in a cross-sectional view.
  • 19. The structure of claim 17, wherein: the first package body comprises first exterior side surfaces extending generally perpendicularly between the bottom exterior surface of the first package body and the substrate;the second package body comprises second exterior side surfaces extending from top exterior surface of the second package body to the substrate; andthe first exterior side surfaces and the second exterior side surfaces are generally flush with side surfaces of the substrate.
  • 20. The structure of claim 17, wherein: the first semiconductor die is attached to the conductive lands with conductive bumps; andthe electronic component is electrically connected to the electrically conducting pattern using conductive wires.
CROSS-REFERENCE TO RELATED APPLICATIONS

This application is a divisional application of co-pending U.S. patent application Ser. No. 15/390,568 filed on Dec. 26, 2016, which is a divisional application of U.S. patent application Ser. No. 12/348,813 filed on Jan. 5, 2009, both of which are expressly incorporated by reference herein.

US Referenced Citations (422)
Number Name Date Kind
2596993 Gookin May 1952 A
3435815 Forcier Apr 1969 A
3734660 Davies et al. May 1973 A
3838984 Crane et al. Oct 1974 A
4054238 Lloyd et al. Oct 1977 A
4189342 Kock Feb 1980 A
4221925 Finley et al. Sep 1980 A
4258381 Inaba Mar 1981 A
4289922 Devlin Sep 1981 A
4301464 Otsuki et al. Nov 1981 A
4332537 Slepcevic Jun 1982 A
4394712 Anthony Jul 1983 A
4417266 Grabbe Nov 1983 A
4451224 Harding May 1984 A
4499655 Anthony Feb 1985 A
4530152 Roche et al. Jul 1985 A
4541003 Otsuka et al. Sep 1985 A
4646710 Schmid et al. Apr 1987 A
4707724 Suzuki et al. Nov 1987 A
4727633 Herrick Mar 1988 A
4737839 Burt Apr 1988 A
4756080 Thorp, Jr. et al. Jul 1988 A
4812896 Rothgery et al. Mar 1989 A
4862245 Pashby et al. Aug 1989 A
4862246 Masuda et al. Aug 1989 A
4907067 Derryberry Mar 1990 A
4920074 Shimizu et al. Apr 1990 A
4935803 Kalfus et al. Jun 1990 A
4942454 Mori et al. Jul 1990 A
4987475 Schlesinger et al. Jan 1991 A
5018003 Yasunaga May 1991 A
5029386 Chao et al. Jul 1991 A
5041902 McShane Aug 1991 A
5057900 Yamazaki Oct 1991 A
5059379 Tsutsumi et al. Oct 1991 A
5065223 Matsuki et al. Nov 1991 A
5070039 Johnson et al. Dec 1991 A
5087961 Long et al. Feb 1992 A
5091341 Asada et al. Feb 1992 A
5096852 Hobson et al. Mar 1992 A
5118298 Murphy Jun 1992 A
5122860 Kikuchi et al. Jun 1992 A
5134773 LeMaire et al. Aug 1992 A
5151039 Murphy Sep 1992 A
5157475 Yamaguchi Oct 1992 A
5157480 McShane et al. Oct 1992 A
5168368 Gow, 3rd et al. Dec 1992 A
5172213 Zimmerman Dec 1992 A
5172214 Casto Dec 1992 A
5175060 Enomoto et al. Dec 1992 A
5200362 Lin et al. Apr 1993 A
5200809 Kwon Apr 1993 A
5214845 King et al. Jun 1993 A
5216278 Lin et al. Jun 1993 A
5218231 Kudo Jun 1993 A
5221642 Burns Jun 1993 A
5250841 Sloan et al. Oct 1993 A
5250843 Eichelberger Oct 1993 A
5252853 Michii Oct 1993 A
5258094 Furui et al. Nov 1993 A
5266834 Nishi et al. Nov 1993 A
5273938 Lin et al. Dec 1993 A
5277972 Sakumoto et al. Jan 1994 A
5278446 Nagaraj et al. Jan 1994 A
5279029 Burns Jan 1994 A
5281849 Singh Deo et al. Jan 1994 A
5285352 Pastore et al. Feb 1994 A
5294897 Notani et al. Mar 1994 A
5299647 Mudd et al. Apr 1994 A
5327008 Djennas et al. Jun 1994 A
5332864 Liang et al. Jul 1994 A
5335771 Murphy Aug 1994 A
5336931 Juskey et al. Aug 1994 A
5343076 Katayama et al. Aug 1994 A
5358905 Chiu Oct 1994 A
5365106 Watanabe Nov 1994 A
5381042 Lerner et al. Jan 1995 A
5391439 Tornita et al. Feb 1995 A
5406124 Morita et al. Apr 1995 A
5410180 Fujii et al. Apr 1995 A
5414299 Wang et al. May 1995 A
5417905 LeMaire et al. May 1995 A
5424576 Djennas et al. Jun 1995 A
5428248 Cha Jun 1995 A
5434057 Bindra et al. Jul 1995 A
5444301 Song et al. Aug 1995 A
5452511 Chang Sep 1995 A
5454905 Fogelson Oct 1995 A
5467032 Lee Nov 1995 A
5474958 Djennas et al. Dec 1995 A
5484274 Neu Jan 1996 A
5493151 Asada et al. Feb 1996 A
5508556 Lin Apr 1996 A
5517056 Bigler et al. May 1996 A
5521429 Aono et al. May 1996 A
5528076 Pavio Jun 1996 A
5534467 Rostoker Jul 1996 A
5539251 Iverson et al. Jul 1996 A
5543657 Diffenderfer et al. Aug 1996 A
5544412 Romero et al. Aug 1996 A
5545923 Barber Aug 1996 A
5581122 Chao et al. Dec 1996 A
5592019 Ueda et al. Jan 1997 A
5592025 Clark et al. Jan 1997 A
5594274 Suetaki Jan 1997 A
5595934 Kim Jan 1997 A
5604376 Hamburgen et al. Feb 1997 A
5608265 Kitano et al. Mar 1997 A
5608267 Mahulikar et al. Mar 1997 A
5625222 Yoneda et al. Apr 1997 A
5633528 Abbott et al. Jun 1997 A
5637922 Fillion et al. Jun 1997 A
5639990 Nishihara et al. Jun 1997 A
5640047 Nakashima Jun 1997 A
5641997 Ohta et al. Jun 1997 A
5643433 Fukase et al. Jul 1997 A
5644169 Chun Jul 1997 A
5646831 Manteghi Jul 1997 A
5650663 Parthasaranthi Jul 1997 A
5661088 Tessier et al. Aug 1997 A
5665996 Williams et al. Sep 1997 A
5673479 Hawthorne Oct 1997 A
5682062 Gaul Oct 1997 A
5683806 Sakumoto et al. Nov 1997 A
5683943 Yamada Nov 1997 A
5689135 Ball Nov 1997 A
5696666 Miles et al. Dec 1997 A
5701034 Marrs Dec 1997 A
5703407 Hori Dec 1997 A
5710064 Song et al. Jan 1998 A
5723899 Shin Mar 1998 A
5724233 Honda et al. Mar 1998 A
5726493 Yamashita Mar 1998 A
5736432 Mackessy Apr 1998 A
5745984 Cole, Jr. et al. May 1998 A
5753532 Sim May 1998 A
5753977 Kusaka et al. May 1998 A
5766972 Takahashi et al. Jun 1998 A
5767566 Suda Jun 1998 A
5770888 Song et al. Jun 1998 A
5776798 Quan et al. Jul 1998 A
5783861 Son Jul 1998 A
5801440 Chu et al. Sep 1998 A
5814877 Diffenderfer et al. Sep 1998 A
5814881 Alagaratnam et al. Sep 1998 A
5814883 Sawai et al. Sep 1998 A
5814884 Davis et al. Sep 1998 A
5817540 Wark Oct 1998 A
5818105 Kouda Oct 1998 A
5821457 Mosley et al. Oct 1998 A
5821615 Lee Oct 1998 A
5834830 Cho Nov 1998 A
5835988 Ishii Nov 1998 A
5844306 Fujita et al. Dec 1998 A
5854511 Shin et al. Dec 1998 A
5854512 Manteghi Dec 1998 A
5856911 Riley Jan 1999 A
5859471 Kuraishi et al. Jan 1999 A
5866939 Shin et al. Feb 1999 A
5866942 Suzuki et al. Feb 1999 A
5870289 Tokuda et al. Feb 1999 A
5871782 Choi Feb 1999 A
5874784 Aoki et al. Feb 1999 A
5877043 Alcoa et al. Mar 1999 A
5886397 Ewer Mar 1999 A
5973935 Schoenfeld et al. Oct 1999 A
5977630 Woodworth et al. Nov 1999 A
RE36773 Nomi et al. Jul 2000 E
6107679 Noguchl Aug 2000 A
6130823 Lauder et al. Oct 2000 A
6143981 Glenn Nov 2000 A
6150709 Shin et al. Nov 2000 A
6166430 Yamaguchi Dec 2000 A
6168969 Farnworth Jan 2001 B1
6169329 Farnworth et al. Jan 2001 B1
6177718 Kozono Jan 2001 B1
6181002 Juso et al. Jan 2001 B1
6184465 Corisis Feb 2001 B1
6184573 Pu Feb 2001 B1
6194777 Abbott et al. Feb 2001 B1
6197615 Song et al. Mar 2001 B1
6198171 Huang et al. Mar 2001 B1
6201186 Daniels et al. Mar 2001 B1
6201292 Yagi et al. Mar 2001 B1
6204554 Ewer et al. Mar 2001 B1
6208020 Minamio et al. Mar 2001 B1
6208021 Ohuchi et al. Mar 2001 B1
6208023 Nakayama et al. Mar 2001 B1
6211462 Carter, Jr. et al. Apr 2001 B1
6218731 Huang et al. Apr 2001 B1
6222258 Asano et al. Apr 2001 B1
6222259 Park et al. Apr 2001 B1
6225146 Yamaguchi et al. May 2001 B1
6229200 McClellan et al. May 2001 B1
6229205 Jeong et al. May 2001 B1
6238952 Lin et al. May 2001 B1
6239367 Hsuan et al. May 2001 B1
6239384 Smith et al. May 2001 B1
6242281 McClellan et al. Jun 2001 B1
6256200 Lam et al. Jul 2001 B1
6258629 Niones et al. Jul 2001 B1
6261864 Jung et al. Jul 2001 B1
6281566 Magni Aug 2001 B1
6282094 Lo et al. Aug 2001 B1
6282095 Houghton et al. Aug 2001 B1
6285075 Combs et al. Sep 2001 B1
6291271 Lee et al. Sep 2001 B1
6291273 Miyaki et al. Sep 2001 B1
6294100 Fan Sep 2001 B1
6294830 Fjelstad Sep 2001 B1
6295977 Ripper et al. Oct 2001 B1
6297548 Moden et al. Oct 2001 B1
6303984 Corisis Oct 2001 B1
6303997 Lee Oct 2001 B1
6306685 Liu et al. Oct 2001 B1
6307272 Takahashi et al. Oct 2001 B1
6309909 Ohgiyama Oct 2001 B1
6316822 Venkateshwaran et al. Nov 2001 B1
6316838 Ozawa et al. Nov 2001 B1
6323550 Martin et al. Nov 2001 B1
6326243 Suzuya et al. Dec 2001 B1
6326244 Brooks et al. Dec 2001 B1
6326678 Karnezos et al. Dec 2001 B1
6335564 Pour Jan 2002 B1
6337510 Chun-Jen et al. Jan 2002 B1
6339252 Niones et al. Jan 2002 B1
6339255 Shin Jan 2002 B1
6342730 Jung et al. Jan 2002 B1
6348726 Bayan et al. Feb 2002 B1
6495909 Jung et al. Feb 2002 B2
6355502 Kang et al. Mar 2002 B1
6359221 Yamada et al. Mar 2002 B1
6362525 Rahim Mar 2002 B1
6369447 Mori Apr 2002 B2
6369454 Chung Apr 2002 B1
6373127 Baudouin et al. Apr 2002 B1
6377464 Hashemi et al. Apr 2002 B1
6379982 Ahn et al. Apr 2002 B1
6380048 Boon et al. Apr 2002 B1
6384472 Huang May 2002 B1
6388336 Venkateshwaran et al. May 2002 B1
6395578 Shin et al. May 2002 B1
6399415 Bayan et al. Jun 2002 B1
6400004 Fan et al. Jun 2002 B1
6410979 Abe Jun 2002 B2
6414385 Huang et al. Jul 2002 B1
6420779 Sharma et al. Jul 2002 B1
6421013 Chung Jul 2002 B1
6423643 Furuhata et al. Jul 2002 B1
6429508 Gang Aug 2002 B1
6429509 Hsuan Aug 2002 B1
6437429 Su et al. Aug 2002 B1
6444499 Swiss et al. Sep 2002 B1
6448633 Yee et al. Sep 2002 B1
6448661 Kim et al. Sep 2002 B1
6452279 Shimoda Sep 2002 B2
6459148 Chun-Jen et al. Oct 2002 B1
6464121 Reijnders Oct 2002 B2
6465883 Olofsson Oct 2002 B2
6472735 Isaak Oct 2002 B2
6475646 Park et al. Nov 2002 B2
6476469 Huang et al. Nov 2002 B2
6476474 Hung Nov 2002 B1
6482680 Khor et al. Nov 2002 B1
6483178 Chuang Nov 2002 B1
6489676 Taniguchi Dec 2002 B2
6492718 Ohmori et al. Dec 2002 B2
6498099 McClellan et al. Dec 2002 B1
6498392 Azuma Dec 2002 B2
6507096 Gang Jan 2003 B2
6507120 Lo et al. Jan 2003 B2
6518089 Coyle Feb 2003 B2
6525942 Huang et al. Feb 2003 B2
6528893 Jung et al. Mar 2003 B2
6534849 Gang Mar 2003 B1
6545345 Glenn et al. Apr 2003 B1
6545348 Takano Apr 2003 B1
6552421 Kishimoto et al. Apr 2003 B2
6559525 Huang May 2003 B2
6566168 Gang May 2003 B2
6573461 Roeters et al. Jun 2003 B2
6577013 Glenn Jun 2003 B1
6580161 Kobayakawa Jun 2003 B2
6583503 Akram et al. Jun 2003 B2
6545332 Huang Jul 2003 B2
6585905 Fan et al. Jul 2003 B1
6603196 Lee et al. Aug 2003 B2
6624005 DiCaprio et al. Sep 2003 B1
6627977 Foster Sep 2003 B1
6646339 Ku Nov 2003 B1
6667546 Huang et al. Dec 2003 B2
6677663 Ku et al. Jan 2004 B1
6686649 Mathews et al. Feb 2004 B1
6696752 Su et al. Feb 2004 B2
6700189 Shibata Mar 2004 B2
6713375 Shenoy Mar 2004 B2
6740964 Sasaki May 2004 B2
6757178 Okabe et al. Jun 2004 B2
6780770 Larson Aug 2004 B2
6800936 Kosemura et al. Oct 2004 B2
6812552 Islam et al. Nov 2004 B2
6818973 Foster Nov 2004 B1
6828665 Pu Dec 2004 B2
6838761 Karnezos Jan 2005 B2
6847109 Shim Jan 2005 B2
6858919 Seo et al. Feb 2005 B2
6861288 Shim et al. Mar 2005 B2
6867492 Auburger et al. Mar 2005 B2
6873054 Miyazawa et al. Mar 2005 B2
6876068 Lee et al. Apr 2005 B1
6878571 Isaak et al. Apr 2005 B2
6897552 Nakao May 2005 B2
6906416 Karnezos Jun 2005 B2
6853572 Sabharwal Aug 2005 B1
6933598 Karnezos Aug 2005 B2
6927478 Paek Sep 2005 B2
6946323 Heo Sep 2005 B1
6967125 Fee et al. Nov 2005 B2
6972481 Karnezos Dec 2005 B2
6995459 Lee et al. Feb 2006 B2
7002805 Lee et al. Feb 2006 B2
7005327 Kung et al. Feb 2006 B2
7015571 Chang et al. Mar 2006 B2
7034387 Karnezos Apr 2006 B2
7045396 Crowley et al. May 2006 B2
7045887 Karnezos May 2006 B2
7049691 Karnezos May 2006 B2
7053469 Koh et al. May 2006 B2
7053476 Karnezos May 2006 B2
7053477 Karnezos May 2006 B2
7057269 Karnezes Jun 2006 B2
7061088 Karnezos Jun 2006 B2
7064426 Karnezos Jun 2006 B2
7075816 Fee et al. Jul 2006 B2
7081661 Takehara et al. Jul 2006 B2
7101731 Karnezos Sep 2006 B2
7102209 Bayan et al. Sep 2006 B1
7109572 Fee et al. Sep 2006 B2
7125744 Takehara et al. Oct 2006 B2
7166494 Karnezes Jan 2007 B2
7169642 Karnezos Jan 2007 B2
7245007 Foster Jan 2007 B1
7185426 Hiner et al. Mar 2007 B1
7193298 Hong et al. Mar 2007 B2
7202554 Kim et al. Apr 2007 B1
7205647 Karnezos Apr 2007 B2
7211471 Foster May 2007 B1
7242081 Lee Jul 2007 B1
7247519 Karnezos Jul 2007 B2
7253503 Fusaro et al. Aug 2007 B1
7253511 Karnezos et al. Aug 2007 B2
7271496 Km Sep 2007 B2
7276799 Lee Oct 2007 B2
7279361 Karnezos Oct 2007 B2
7288434 Karnezos Oct 2007 B2
7288835 Yim et al. Oct 2007 B2
7298037 Yim et al. Nov 2007 B2
7298038 Filoteo, Jr. et al. Nov 2007 B2
7306973 Karnezos Nov 2007 B2
7312519 Song et al. Dec 2007 B2
7345361 Mallik Mar 2008 B2
7372151 Fan May 2008 B1
7602047 Kwon et al. Oct 2009 B2
7642133 Wu Jan 2010 B2
7671457 Hiner Mar 2010 B1
7737539 Kwon Jun 2010 B2
7777351 Berry Aug 2010 B1
7939947 Kwon et al. May 2011 B2
7960210 Trezza Jun 2011 B2
8082537 Rahman Dec 2011 B1
20010008305 McClellan et al. Jul 2001 A1
20010011654 Schmidt et al. Aug 2001 A1
20010044538 Cheng et al. Nov 2001 A1
20020017710 Kurashima Feb 2002 A1
20020024122 Jung et al. Feb 2002 A1
20020027297 Ikenaga et al. Mar 2002 A1
20020038873 Hiyoshi Apr 2002 A1
20020061642 Haji et al. May 2002 A1
20020072147 Sayanagi et al. Jun 2002 A1
20020111009 Huang et al. Aug 2002 A1
20020140061 Lee Oct 2002 A1
20020140068 Lee et al. Oct 2002 A1
20020140081 Chou et al. Oct 2002 A1
20020158318 Chen Oct 2002 A1
20020163015 Lee et al. Nov 2002 A1
20020167060 Buijsman et al. Nov 2002 A1
20030006055 Chien-Hung et al. Jan 2003 A1
20030030131 Lee et al. Feb 2003 A1
20030059644 Datta et al. Mar 2003 A1
20030064548 Isaak Apr 2003 A1
20030073265 Hu et al. Apr 2003 A1
20030102537 McLellan et al. Jun 2003 A1
20030164554 Fee et al. Sep 2003 A1
20030168719 Cheng et al. Sep 2003 A1
20030198032 Collander et al. Oct 2003 A1
20040027788 Chiu et al. Feb 2004 A1
20040056277 Karnezos Mar 2004 A1
20040061212 Karnezos Apr 2004 A1
20040061213 Karnezos Apr 2004 A1
20040063242 Karnezos Apr 2004 A1
20040063246 Karnezos Apr 2004 A1
20040065963 Karnezos Apr 2004 A1
20040080025 Kasahara et al. Apr 2004 A1
20040164387 Ikenaga et al. Apr 2004 A1
20040089926 Hsu et al. May 2004 A1
20040222508 Aoyagi Nov 2004 A1
20040253803 Tomono et al. Dec 2004 A1
20050046002 Lee et al. Mar 2005 A1
20060087020 Hirano et al. Apr 2006 A1
20060157843 Hwang Jul 2006 A1
20060231939 Kawabata et al. Oct 2006 A1
20070007639 Fukazawa Jan 2007 A1
20070023202 Shibata Feb 2007 A1
20070210433 Subraya et al. Sep 2007 A1
20080017968 Choi Jan 2008 A1
20080136003 Pendse Jun 2008 A1
20080230887 Sun Sep 2008 A1
20080258289 Pendse Oct 2008 A1
20090302437 Kim et al. Dec 2009 A1
20100019360 Khan Jan 2010 A1
20110304349 Stillman et al. Dec 2011 A1
20120306078 Pagaila Dec 2012 A1
Foreign Referenced Citations (88)
Number Date Country
19734794 Aug 1997 DE
0393997 Oct 1990 EP
0459493 Dec 1994 EP
0720225 Mar 1996 EP
0720234 Mar 1996 EP
0794572 Oct 1997 EP
0844665 May 1998 EP
0936671 Aug 1999 EP
0989608 Mar 2000 EP
1032037 Aug 2000 EP
55163868 Dec 1980 JP
5745959 Mar 1982 JP
58160096 Aug 1983 JP
59208756 Nov 1984 JP
59227143 Dec 1984 JP
60010756 Jan 1985 JP
60116239 Aug 1985 JP
60195957 Oct 1985 JP
60231349 Nov 1985 JP
6139555 Feb 1986 JP
61248541 Nov 1986 JP
629639 Jan 1987 JP
633854 Feb 1988 JP
63067762 Mar 1988 JP
63188964 Aug 1988 JP
63205935 Aug 1988 JP
63233555 Sep 1988 JP
63249345 Oct 1988 JP
63289951 Nov 1988 JP
63316470 Dec 1988 JP
64054749 Mar 1989 JP
1106456 Apr 1989 JP
1175250 Jul 1989 JP
1205544 Aug 1989 JP
1251747 Oct 1989 JP
2129948 May 1990 JP
369248 Jul 1991 JP
3177060 Aug 1991 JP
3289162 Dec 1991 JP
3289192 Dec 1991 JP
4098864 Mar 1992 JP
5129473 May 1993 JP
5166992 Jul 1993 JP
6061401 Mar 1994 JP
692076 Apr 1994 JP
6140563 May 1994 JP
652333 Sep 1994 JP
6252333 Sep 1994 JP
6260532 Sep 1994 JP
7297344 Nov 1995 JP
7312405 Nov 1995 JP
8064364 Mar 1996 JP
8083877 Mar 1996 JP
8125066 May 1996 JP
964284 Jun 1996 JP
8222682 Aug 1996 JP
5283460 Oct 1996 JP
8306853 Nov 1996 JP
98205 Jan 1997 JP
98206 Jan 1997 JP
98207 Jan 1997 JP
992775 Apr 1997 JP
9260568 Oct 1997 JP
9293822 Nov 1997 JP
10022447 Jan 1998 JP
10199934 Jul 1998 JP
10256240 Sep 1998 JP
11307675 Nov 1999 JP
2000150765 May 2000 JP
20010600648 Mar 2001 JP
2002519848 Jul 2002 JP
200203497 Aug 2002 JP
2003243595 Aug 2003 JP
2004158753 Jun 2004 JP
941979 Jan 1994 KR
19940010938 May 1994 KR
19950018924 Jun 1995 KR
19950041844 Nov 1995 KR
19950044554 Nov 1995 KR
19950052621 Dec 1995 KR
1996074111 Dec 1996 KR
9772358 Nov 1997 KR
100220154 Jun 1999 KR
20000072714 Dec 2000 KR
20000086238 Dec 2000 KR
20020049944 Jun 2002 KR
9956316 Nov 1999 WO
9967821 Dec 1999 WO
Non-Patent Literature Citations (3)
Entry
National Semiconductor Corporation, “Leadless Leadframe Package,” Informational Pamphlet from webpage, 21 pages, Oct. 2002, www.national.com.
Vishay, “4 Milliohms in the So-8: Vishay Siliconix Sets New Record for Power MOSFET On-Resistance,” Press Release from webpage, 3 pages, www.vishay.com/news/releases, Nov. 7, 2002.
Patrick Mannion, “MOSFETs Break out of the Shackles of Wire Bonding,” Informational Packet, 5 pages, Electronic Design, Mar. 22, 1999 vol. 47, No. 6, www.elecdesign.com/1999/mar2299/ti/0322ti1.shtml.
Related Publications (1)
Number Date Country
20180308788 A1 Oct 2018 US
Divisions (2)
Number Date Country
Parent 15390568 Dec 2016 US
Child 16025465 US
Parent 12348813 Jan 2009 US
Child 15390568 US