Claims
- 1. A semiconductor device comprising:a base substrate comprised of film and having a first surface and a second surface that is opposed to said first surface; a plurality of electric conductor layers formed on said first surface of said base substrate; a semiconductor chip mounted through an adhesive material on said first surface of said base substrate and arranged over said plurality of electric conductor layers, said semiconductor chip having a plurality of semiconductor elements and a plurality of external terminals formed on its main surface; a plurality of insulation layers formed between said electric conductor layers and said semiconductor chip; a plurality of bonding wires to which said external terminals and said electric conductor layers are electrically connected, respectively; a plurality of bump electrodes arranged on said second surface and electrically connected with said electric conductor layers, and a resin member sealing said semiconductor chip, said electric conductor layers and said bonding wires; wherein said insulation layers are separated from each other in a plane view in an area on which said semiconductor chip is mounted, and wherein the semiconductor device further comprises a plurality of electric conductor layers for plating formed at the peripheral area of said semiconductor chip, wherein each of said electric conductor layers for plating extends continuous with one of said electric conductor layers and reaches to a side of said base substrate; and a plurality of insulation layers formed over said first surface of said base substrate and at said peripheral area of said semiconductor chip, so as to cover said plurality of electric conductor layers for plating.
- 2. A semiconductor device according to claim 1, wherein said insulation layer is divided into sections corresponding to each side of said base substrate.
Priority Claims (1)
Number |
Date |
Country |
Kind |
9-204534 |
Jul 1997 |
JP |
|
CROSS-REFERENCE TO RELATED APPLICATION
This application is a divisional of application Ser. No. 09/126,438, filed on Jul. 30, 1998, U.S. Pat. No. 6,232,650, the entire disclosure of which is hereby incorporated by reference.
US Referenced Citations (8)
Number |
Name |
Date |
Kind |
5218234 |
Thompson et al. |
Jun 1993 |
A |
5590462 |
Hundt et al. |
Jan 1997 |
A |
5592025 |
Clark et al. |
Jan 1997 |
A |
5756380 |
Berg et al. |
May 1998 |
A |
5874784 |
Aoki et al. |
Feb 1999 |
A |
5886409 |
Ishino et al. |
Mar 1999 |
A |
5917234 |
Tsuruzono |
Jun 1999 |
A |
6232650 |
Fujisawa et al. |
May 2001 |
B1 |
Foreign Referenced Citations (2)
Number |
Date |
Country |
0702404 |
Sep 1995 |
EP |
0694965 |
Jan 1996 |
FR |
Non-Patent Literature Citations (1)
Entry |
“Various Types of BGA Packages that Seal 100-MHz LSIs”, Nikkei Electronics, Feb. 28, 1994, No. 602, pp. 111-117. |