Embodiments are directed toward the field of integrated circuit devices and packaging related to power management systems.
Varieties of integrated circuits are commercially available to facilitate power management tasks, for example, to control DC to DC voltage conversion or as a constant current controller.
DC/DC converter circuits are commonly used as Point Of Load (POL) power sources to drive a wide variety of semiconductor devices from a single “bulk” voltage routed around a system, for example, in an intermediate bus architecture (IBA). Generally, POL converter circuits are placed right alongside each semiconductor device and shift a single IBA voltage to the different voltage levels required by each integrated circuit. Typically, DC/DC converters drive such devices as FPGAs, microprocessors, DSPs, ADCs, SDRAMs, up/down converters, etc.
DC/DC converter circuits are also frequently used in systems comprising rechargeable batteries. Theses applications are characterized by portability (size, weight, etc.) and length of service from a single charge. For example, the efficiency of the DC/DC converter circuit directly affects the standby and talk time available from a cell phone between battery charges.
Current control products generally fall into two categories: constant current controllers and constant current sources. A constant current controller accepts a constant DC voltage and converts it to a constant current output. When the input voltage is subject to variation or instability a DC/DC converter is first used to steady the DC voltage and then the constant current controller takes that steady voltage and puts out a constant current. A constant current source generally comprises a DC/DC converter and a constant current controller.
DC/DC converters and current controllers offered by many integrated circuit (IC) manufacturers are silicon chips that provide only the basic operation for circuit functions. An end user must then select up to about 22 other components that surround the integrated circuit in order to create a complete circuit solution. The selection of these components and the circuit board layout affect the final performance in such critical areas as efficiency, ripple voltage, reliability, etc. Unfortunately, these critical features as defined by the integrated circuit manufacturer may not be the same as the performance features achieved when the customer completes the circuit on the board with the addition of external components. Consequently, because the user's assemblage of parts does not become a complete circuit function until the first time all parts come together, e.g., on a printed circuit board, the function must be tested as a subsystem function on the board.
Vishay Intertechnology, Inc., of Malvern, Pa., currently offers several versions of the FunctionPAK® DC/DC converters and current control modules. FunctionPAK® products are complete power management systems in single surface mount, e.g., BGA, packages. Advantageously, this product is a complete power management function in a single module. The single package contains all circuit components and is fully tested with all circuit parameters defined exactly as used in the customer's system.
FunctionPAK® power management products generally comprise multi-chip module (MCM) circuit packaging. In general, the term MCM refers to a package comprising two or more circuit elements, usually including at least one integrated circuit, and an interconnecting substrate to couple the circuit elements and the package contacts. MCM devices conventionally include, for example, laminated substrates, e.g., FR4 printed circuit boards, thin film depositions, surface laminar circuitry (SLC) and/or ceramic substrates.
FunctionPAK® or MCM provides complete solutions and offers many advantages, e.g., the MCM saves space and weight, simplifies end product design/development, reduces component count, reduces assembly costs and saves test time, and speeds time-to-market.
The current FunctionPAK® power management products based on MCM design may, in some instances, have several electrical and thermal limitations as follows: 1) undesirable parasitic resistance due to thin copper layer; 2) undesirable parasitic inductance due to the pins of the package; limited current carrying capacity; 3) undesirable decreased efficiency due to the combined effects from the parasitic and the poor thermal performance; 4) undesirable power density because packaged silicon devices (control driver and power MOSFETs) are used which are encapsulated in a poor thermal conductive mold material; 5) undesirable switching frequency due to high switching loss, which limits the operating temperature and current rating; and 6) undesirable thermal performance due to poor thermal conductivity of the materials used. In addition, the design of the FunctionPAK® MCM using a multilayer PCB as a substrate with BGA re-routed connections may provide poor thermal efficiency and poor heat sinking. As a result, the operation and reliability of the circuit and active devices can be impacted. As discussed above, when the MCM is molded in plastic, the heat dissipation elements of each individual component become rendered ineffective.
Accordingly, a complete power management system is described herein and is implemented using a surface mount package. The system may be drawn to a DC to DC converter system and includes, in a surface mount package, a driver/controller, a MOSFET transistor, passive components (e.g., inductor, capacitor, resistor), and optionally a diode. The MOSFET transistor may be replaced with an insulated gate bipolar transistor, IGBT, in various embodiments. The system may also be a power management system, a smart power module, a current controller or a motion control system. The passive components may be connected between the leadframe connections. The active components may be coupled to the leadframe using metal clip bonding techniques. In one embodiment, an exposed metal bottom may act as an effective heat sink.
The advantages of using the surface mount packaging include higher current rating, reduced parasitic effects and higher efficiency. In addition, embodiments offer higher power dissipation, lower thermal resistance and a smaller footprint on a next level assembly. Embodiments also offer lower assembly cost.
According to embodiments, a standard surface mount package (SMP) is used with exposed metal bottom. The package may employ a copper lead frame to replace a multilayer FR4 substrate material (PCB) and the BGA connections. As a result, the assembly process is simplified and the product cost is reduced. In addition and the performance and reliability of the DC-DC converter is greatly enhanced.
The use of SMP has many advantages. The copper lead frame in the package is much thicker than that used in the MCM FunctionPAK®. Therefore, the parasitic resistance is significantly reduced compared to the conventional FunctionPAK®. Another advantage is to use metal (e.g., copper) clips on the source and drain of the MOSFET that improve thermal and electrical performance of the MOSFET. The metal clips can also be used on the diode. Also, SMP can handle much more current than MCM FunctionPAK®, because higher current causes more power loss, which cannot be dissipated by the high thermal resistivity of MCM FunctionPAK® construction.
Moreover, SMP can produce higher efficiency because it significantly reduces the parasitic inductance and the related switching loss, and it has good thermal performance. Also, SMP has higher power density because its good thermal performance can dissipate more power and it is more compact because the silicon dice are packageless. Also, SMP can make the circuit operate at higher switching frequency because it reduces the switching loss and it has much lower thermal resistivity.
SMP eliminates the internal packaging requirements of the electrical components. Without the internal package, the bare circuit components will have better thermal performance due to the high thermal conductivity of the lead frame and better electrical performance due to the less parasitic inductance. In addition, SMP can lead to less cost because there is no need for internal package.
The SMP embodiments can be extended to provide a new integrated platform for the applications of power MOSFETs, such as power management, smart (intelligent) power modules, DC-DC converters and motion control systems, among some exemplary uses.
Reference will now be made in detail to embodiments, complete power management system implemented in a single surface mount package, examples of which are illustrated in the accompanying drawings. While the disclosure will be described in conjunction with embodiments, it will be understood that they are not intended to limit the disclosure to these embodiments. On the contrary, the disclosure is intended to cover alternatives, modifications and equivalents, which may be included within the spirit and scope of the disclosure as defined by the appended claims. Furthermore, in the following detailed description, numerous specific details are set forth in order to provide a thorough understanding of the disclosure. However, it will be recognized by one of ordinary skill in the art that embodiments may be practiced without these specific details. In other instances, well-known methods, procedures, components, and circuits have not been described in detail as not to unnecessarily obscure aspects of the disclosure.
For example, inductor L1 is shown disposed between leadframe portion 105 and leadframe portion 106. It is to be appreciated that inductor L1 may be electrically coupled to leadframe portion 105 and leadframe portion 106, in accordance with embodiments. Optionally, a diode D1 may be connected in a similar manner. The leadframe may comprise copper or other materials suitable for leadframes, for example, aluminum, gold, and other metals and alloys. In accordance with embodiments, the lead frame may be multi-layered.
It is to be appreciated that embodiments are well suited to the use of industry standard surface mount packages for components. For example, resistors and/or capacitors may be provided in Joint Electron Device Engineering Council (JEDEC) standard packages, e.g., “0201” or “01005.” Such use of standard components offers numerous advantages, including, e.g., multiple sources and readily available pick and place technology.
Embodiments may connect the passive components to the leadframe according to technology described in U.S. patent application Ser. No. 08/556,369, filed Nov. 13, 1995, now issued as U.S. Pat. No. 6,066,890, entitled “Separate Circuit Devices in an Intra-Package Configuration and Assembly Techniques,” by Tsui et al., which is hereby incorporated by reference. The passive components may be connected between elements of the leadframe in order to reduce parasitic effects, e.g., inductance and/or capacitance, and to save device space, e.g., allowing the system to be reduced in size.
Embodiments may utilize metal (e.g., copper) clip bonding 110 for connecting active components to the leadframe. This increases thermal and electrical characteristics of the system. The active components include the driver/controller and the MOSFET driver.
It is appreciated that the complete power management system 100 of
In accordance with embodiments, some components, e.g., integrated circuits, may utilize wire bond couplings to the leadframe and/or other components.
In 123, surface mount couplings are reflowed, e.g., via vapor phase or infra red processes. In 124, the devices and leadframe are overmolded with a plastic encapsulant, forming a single package. In 125, the package is laser marked for identification. In 126 excess plastic from the molding process, e.g., “flash” from mold seams or “gate” from plastic injector gates, is removed.
In 127 the exposed portions of the leadframe are plated for environmental stability and to increase their solderability for next level assembly. In 128, the packages are singulated. In 129, the devices are tested. Those devices passing the tests are then packaged 130, e.g., in tape and reel.
The foregoing descriptions of specific embodiments, complete power management system implemented in a single surface mount package, have been presented for purpose of illustration and description. They are not intended to be exhaustive or to limit the disclosure to the precise form disclosed, and obviously many modifications and variations are possible in light of the above teaching. The embodiments were chosen and described in order to best explain the principles of the disclosure and its practical application, to thereby enable others skilled in the art to best utilize the disclosure and various embodiments with various modifications as are suited to the particular use contemplated. It is intended that the scope of the disclosure be defined by the Claims appended hereto and their equivalents.
This Application is a Continuation of U.S. patent application Ser. No. 11/479,671, filed Jun. 30, 2006, and now U.S. Pat. No. 8,471,381 issued on Jun. 25, 2013, which claims the benefit of U.S. Provisional Patent Application No. 60/696,037, filed Jul. 1, 2005, which are hereby incorporated herein by reference in their entirety. This Application is related to U.S. patent application Ser. No. 08/556,369, filed Nov. 13, 1995, now issued as U.S. Pat. No. 6,066,890, which is hereby incorporated herein by reference in its entirety.
Number | Name | Date | Kind |
---|---|---|---|
4978867 | Pfennings | Dec 1990 | A |
5629563 | Takiar et al. | May 1997 | A |
5753529 | Chang et al. | May 1998 | A |
5757081 | Chang et al. | May 1998 | A |
5847951 | Brown et al. | Dec 1998 | A |
6066890 | Tsui et al. | May 2000 | A |
6271060 | Zandman et al. | Aug 2001 | B1 |
6278400 | Cassen et al. | Aug 2001 | B1 |
6307272 | Takahashi et al. | Oct 2001 | B1 |
6313520 | Yoshida et al. | Nov 2001 | B1 |
6313598 | Tamba et al. | Nov 2001 | B1 |
6316287 | Zandman et al. | Nov 2001 | B1 |
6330165 | Kohjiro et al. | Dec 2001 | B1 |
6351033 | Lotfi et al. | Feb 2002 | B1 |
6441475 | Zandman et al. | Aug 2002 | B2 |
6448643 | Cheah et al. | Sep 2002 | B2 |
6462522 | Burstein et al. | Oct 2002 | B2 |
6524886 | Lee | Feb 2003 | B2 |
6562647 | Zandman et al. | May 2003 | B2 |
6713676 | Fischer | Mar 2004 | B2 |
6798180 | Sase et al. | Sep 2004 | B2 |
6876061 | Zandman et al. | Apr 2005 | B2 |
6888064 | Gilliland | May 2005 | B2 |
6940724 | Divakar et al. | Sep 2005 | B2 |
6949835 | Konishi et al. | Sep 2005 | B2 |
6992528 | Akamine et al. | Jan 2006 | B2 |
7091606 | Sakamoto et al. | Aug 2006 | B2 |
7211877 | Zandman et | May 2007 | B1 |
7242076 | Dolan | Jul 2007 | B2 |
7304370 | Imaizumi et al. | Dec 2007 | B2 |
7489021 | Juskey et al. | Feb 2009 | B2 |
7741710 | Ichitsubo et al. | Jun 2010 | B2 |
7852185 | Gardner et al. | Dec 2010 | B2 |
8471381 | Owyang et al. | Jun 2013 | B2 |
20020073032 | Holmes et al. | Jun 2002 | A1 |
20040075169 | Yamada et al. | Apr 2004 | A1 |
20040125576 | Lin et al. | Jul 2004 | A1 |
20040212074 | Divakar et al. | Oct 2004 | A1 |
20050029617 | Kameda et al. | Feb 2005 | A1 |
20050073032 | Tao | Apr 2005 | A1 |
20050156204 | Uno et al. | Jul 2005 | A1 |
20050173783 | Chow et al. | Aug 2005 | A1 |
20060145319 | Sun et al. | Jul 2006 | A1 |
20070063340 | Owyang et al. | Mar 2007 | A1 |
Number | Date | Country |
---|---|---|
4410212 | Sep 1995 | DE |
1255073 | Nov 1971 | GB |
08 340193 | Dec 1996 | JP |
8340193 | Dec 1996 | JP |
2004140305 | May 2004 | JP |
2004-228402 | Aug 2004 | JP |
2006049569 | Feb 2006 | JP |
485586 | May 2002 | TW |
200504983 | Feb 2005 | TW |
0016398 | Mar 2000 | WO |
Entry |
---|
Owyang et al., US Patent Application filed Jun. 30, 2006; U.S. Appl. No. 11/479,619. |
Number | Date | Country | |
---|---|---|---|
20100219519 A1 | Sep 2010 | US |
Number | Date | Country | |
---|---|---|---|
60696037 | Jul 2005 | US |
Number | Date | Country | |
---|---|---|---|
Parent | 11479671 | Jun 2006 | US |
Child | 12779815 | US |