Method for fabricating chip package with die and substrate

Information

  • Patent Grant
  • 8535976
  • Patent Number
    8,535,976
  • Date Filed
    Wednesday, June 4, 2003
    21 years ago
  • Date Issued
    Tuesday, September 17, 2013
    11 years ago
Abstract
An integrated chip package structure and method of manufacturing the same is by adhering dies on a ceramic substrate and forming a thin-film circuit layer on top of the dies and the ceramic substrate. Wherein the thin-film circuit layer has an external circuitry, which is electrically connected to the metal pads of the dies, that extends to a region outside the active surface of the dies for fanning out the metal pads of the dies. Furthermore, a plurality of active devices and an internal circuitry is located on the active surface of the dies. Signal for the active devices are transmitted through the internal circuitry to the external circuitry and from the external circuitry through the internal circuitry back to other active devices. Moreover, the chip package structure allows multiple dies with different functions to be packaged into an integrated package and electrically connecting the dies by the external circuitry.
Description
BACKGROUND OF THE INVENTION

1. Field of the Invention


The present invention relates to an integrated chip package structure and method of manufacture the same. More particularly, the present invention relates to an integrated chip package structure and method of manufacture the same using ceramic substrate.


2. Description of Related Art


In the recent years, the development of advanced technology is on the cutting edge. As a result, high-technology electronics manufacturing industries launch more feature-packed and humanized electronic products. These new products that hit the showroom are lighter, thinner, and smaller in design. In the manufacturing of these electronic products, the key component has to be the integrated circuit (IC) chip inside any electronic product.


The operability, performance, and life of an IC chip are greatly affected by its circuit design, wafer manufacturing, and chip packaging. For this present invention, the focus will be on chip packaging technique. Since the features and speed of IC chips are increasing rapidly, the need for increasing the conductivity of the circuitry is necessary so that the signal delay and attenuation of the dies to the external circuitry are reduced. A chip package that allows good thermal dissipation and protection of the IC chips with a small overall dimension of the package is also necessary for higher performance chips. These are the goals to be achieved in chip packaging.


There are a vast variety of existing chip package techniques such as ball grid array (BGA), wire bonding, flip chip, etc. . . . for mounting a die on a substrate via the bonding points on both the die and the substrate. The inner traces helps to fan out the bonding points on the bottom of the substrate. The solder balls are separately planted on the bonding points for acting as an interface for the die to electrically connect to the external circuitry. Similarly, pin grid array (PGA) is very much like BGA, which replaces the balls with pins on the substrate and PGA also acts an interface for the die to electrically connect to the external circuitry.


Both BGA and PGA packages require wiring or flip chip for mounting the die on the substrate. The inner traces in the substrate fan out the bonding points on the substrate, and electrical connection to the external circuitry is carried out by the solder balls or pins on the bonding points. As a result, this method fails to reduce the distance of the signal transmission path but in fact increase the signal path distance. This will increase signal delay and attenuation and decrease the performance of the chip.


Wafer level chip scale package (WLCSP) has an advantage of being able to print the redistribution circuit directly on the die by using the peripheral area of the die as the bonding points. It is achieved by redistributing an area array on the surface of the die, which can fully utilize the entire area of the die. The bonding points are located on the redistribution circuit by forming flip chip bumps so the bottom side of the die connects directly to the printed circuit board (PCB) with micro-spaced bonding points.


Although WLCSP can greatly reduce the signal path distance, it is still very difficult to accommodate all the bonding points on the die surface as the integration of die and internal devices gets higher. The pin count on the die increases as integration gets higher so the redistribution of pins in an area array is difficult to achieve. Even if the redistribution of pins is successful, the distance between pins will be too small to meet the pitch of a printed circuit board (PCB).


SUMMARY OF THE INVENTION

Therefore the present invention provides an integrated chip package structure and method of manufacturing the same that uses the original bonding points of the die and connect them to an external circuitry of a thin-film circuit layer to achieve redistribution. The spacing between the redistributed bonding points matches the pitch of a PCB.


In order to achieve the above object, the present invention presents an integrated chip package structure and method of manufacturing the same by adhering the backside of a die to a ceramic substrate, wherein the active surface of the die has a plurality of metal pads. A thin-film circuit layer is formed on top of the die and the ceramic substrate, where the thin-film circuit layer has an external circuitry that is electrically connected to the metal pads of the die. The external circuitry extends to a region that is outside the active area of the dies and has a plurality of bonding pads located on the surface layer of the thin-film layer circuit. The active surface of the die has an internal circuitry and a plurality of active devices, where signals can be transmitted from one active device to the external circuitry via the internal circuitry, then from the external circuitry back to another active device via the internal circuitry. Furthermore, the ceramic substrate has at least one inwardly protruded area so the backside of the die can be adhered inside the inwardly protruded area and exposing the active surface of the die. Wherein the ceramic substrate is composed of a ceramic layer and a heat conducting material formed overlapping and the inwardly protruded areas are formed by overlapping the ceramic substrate with openings on the heat conducting layer. Furthermore, the present chip package structure allows multiple dies with same or different functions to be packaged into one integrated chip package and permits electrically connection between the dies by the external circuitry.


It is to be understood that both the foregoing general description and the following detailed description are exemplary, and are intended to provide further explanation of the invention as claimed.





BRIEF DESCRIPTION OF THE DRAWINGS

The accompanying drawings are included to provide a further understanding of the invention, and are incorporated in and constitute a part of this specification. The drawings illustrate embodiments of the invention and, together with the description, serve to explain the principles of the invention. In the drawings,



FIGS. 1A to 1I are schematic diagrams showing the sectional view of the structure of the first embodiment of the present invention.



FIGS. 2A to 2C are schematic diagrams showing the sectional view of the structure of the second embodiment of the present invention.



FIGS. 2D to 2E are schematic diagrams showing the section view of the formation of inwardly protruded areas in the organic substrate of the structure of the second embodiment of the present invention.



FIGS. 3A to 3C are schematic diagrams showing the sectional view of the structure of the third embodiment of the present invention.



FIGS. 4A to 4I are schematic diagrams showing the sectional view of the structure of the forth embodiment of the present invention.



FIGS. 5A to 5E are schematic diagrams showing the sectional view of the structure of the fifth embodiment of the present invention.



FIG. 6 is a schematic diagram showing the section view of the chip package structure of a preferred embodiment of the present invention with one die.



FIG. 7 is a schematic diagram showing the section view of the chip package structure of a preferred embodiment of the present invention with a plurality of dies.



FIG. 8 is a magnified diagram showing the sectional view of the chip package structure of a preferred embodiment of the present invention.



FIG. 9A, 9B are schematic diagrams of the top and side view respectively of the patterned wiring layer of the thin-film circuit layer with a passive device.



FIG. 10A is a schematic diagram of the formation of a passive device by a single layer of patterned wiring layer of the thin-film circuit layer.



FIG. 10B is a schematic diagram of the formation of a passive device by a double layer of patterned wiring layer of the thin-film circuit layer.



FIG. 11A is a schematic diagram of the formation of a passive device by a single layer of patterned wiring layer of the thin-film circuit layer.



FIG. 11B is a schematic diagram of the formation of a passive device by a double layer of patterned wiring layer of the thin-film circuit layer.



FIG. 11C is a schematic diagram of the formation of a passive device by a double layer of patterned wiring layer of the thin-film circuit layer.





DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS

Please refer to FIG. 1A, a ceramic substrate 110 with a surface 112 usually of aluminum oxide material or other ceramic material is provided. A plurality of dies 120 having an active surface 122 and a backside 124 is also provided, where the active devices are formed on active surface 122 of the dies. Furthermore, dies 120 have a plurality of metal pads 126 located on active surface 122 of dies 120 acting as the output terminal of dies 120 to transmit signals to the external circuitry. Backside 124 of dies 120 is adhered to surface 112 of ceramic substrate 110 by a conductive paste or adhesive tape. Therefore, active surface 122 of dies 120 is facing upwards along surface 112 of ceramic substrate 110.


Please refer to FIG. 1B, when adhering die 120 to ceramic substrate 110, a filling layer 130 can be formed on top of surface 112 of ceramic substrate 100 surrounding the peripheral of dies 120 to fill the gap between dies 120. The height of filling layer 130 should be approximately equal to the height of active surface 122 of dies 120. The material of filling layer 130 can be epoxy, polymer, or the like. After curing of filling layer 130, a grinding or etching process is applied to planarize filling layer 130 so the top face of filling layer 130 is planar with active surface 122 of dies 120.


Please refer to FIG. 1C, after the formation of filling layer 130 on ceramic substrate 110, a dielectric layer 142 is formed on top of filling layer 130 and active surface 122 of dies 120. Dielectric layer 142 is patterned according to metal pads 126 on dies 120 to form thru-holes 142a. The material of dielectric layer 142 can be poly-Imide (PI), benzocyclobutene (BCB), porous dielectric material, stress buffer material, or the like. Patternization of dielectric layer 142 can be performed by photo via, laser ablation, plasma etching, or the like.


Please continue to refer to FIG. 1C, filling layer 130 is used to support dielectric layer 142 so dielectric layer 142 can be formed planarized on top of ceramic substrate 110 and dies 120 without an uneven surface. As a result, after dielectric layer 142 is formed on surface 112 of ceramic substrate 110 and active surface 122 of die 120, dielectric layer 142 also fills the peripheral of dies 120, meaning the gap between dies 120. Therefore the bottom structure of dielectric layer 142 can replace the structure of filling layer 130 covering entirely surface 112 of ceramic substrate 110 and surrounding dies 120. The method of forming dielectric layer 142 includes first depositing a layer of dielectric layer 142 entirely over dies 120 and ceramic substrate 110, then after curing, a grinding or etching process is performed to planarize dielectric layer 142.


Please refer to FIG. 1D, after forming dielectric layer 142 and patterning dielectric layer 142 to form thru-holes 142a, a patterned wiring layer 144 is formed on top of dielectric layer 142 by photolithography and sputtering, electroplating, or electro-less plating. Wherein part of the conductive material from patterned wiring layer 144 will be injected into thru-holes 142a to form vias 142b, copper (Cu) is used as the material for patterned wiring layer 144. Moreover, thru-holes 142a can be pre-filled with a conductive material such as a conductive glue to form vias 142b. Therefore no matter if the thru-holes are filled with the conductive material from patterned wiring layer 144 or pre-filled with a conductive material, patterned wiring layer 144 is electrically connected to metal pads 126 of dies 120. It is to be noted that part of patterned wiring layer 144 extends to a region outside active surface 122 of dies 120. Dielectric layer 142 and patterned wiring layer 144 form a thin-film circuit layer 140.


Please refer to FIG. 1E, after the formation of patterned wiring layer 144, another dielectric layer 146 can be formed similarly to dielectric layer 142 on top of dielectric layer 142 and patterned wiring layer 144. Dielectric layer 146 is also patterned to form thru-holes 146a, whereas thru-holes 146a correspond to bonding pads 144a of patterned wiring layer 144.


Please refer to FIG. 1F, after the formation and patternization of dielectric layer 146 to form thru-holes 146a, a patterned wiring layer 148 can be formed on dielectric layer 146 in a similar way as patterned wiring layer 144. Wherein part of the conductive material from patterned wiring layer 148 will be injected into thru-hole 146a forming a via 146b. By the same token, patterned wiring layer 148 is electrically connected to patterned wiring layer 144 by vias 146b, and further electrically connected to metal pads 126 of die 120 by vias 142b of thru-hole 142a. Therefore, thin-film circuit layer 140 further comprises dielectric layer 146, a plurality of vias 146b, and patterned wiring layer 148.


Please continue to refer to FIG. 1F, in order to redistribute all metal pads 126 of dies 120 on ceramic substrate 110, the number of patterned wiring layers (144, 148 . . . ) and dielectric layers (142, 146 . . . ) for electrical insulation may be increased. All patterned wiring layers (144, 148 . . . ) are electrically connected by vias (146b . . . ) of thru-holes (146a . . . ). However if only the first patterned wiring layer 144 is required to entirely redistribute metal pads 126 of dies 120 on ceramic substrate 110, extra dielectric layers (146 . . . ) and patterned wiring layers (148 . . . ) will no longer be required in the structure. In other words, thin-film circuit layer 140 comprises at least one dielectric layer 142, one patterned wiring layer 144, and a plurality of vias 142b. Wherein patterned wiring layer (144, 148 . . . ) and vias (142b, 146b . . . ) of thin-film circuit layer 140 form an external circuitry of thin-film circuit layer 140.


Please refer to FIG. 1G, after the formation of patterned wiring layer 148, a patterned passivation layer 150 is formed on top of dielectric layer 146 and patterned wiring layer 148. Patterned passivation layer 150 is used to protect patterned wiring layer 148 and expose the plurality of bonding pads 148a of patterned wiring layer 148, whereas some of bonding pads 148a are in a region outside active surface 122 of dies 120. As previously mentioned, the redistribution of metal pads 126 on ceramic substrate 110 requires multiple layers of patterned wiring layers (144, 148 . . . ) and a patterned passivation layer 150 formed on the very top, which is furthest away from ceramic substrate 110. However, if only patterned wiring layer 144 is required to redistribute metal pads 126 of dies 120 on ceramic substrate 110, patterned passivation layer 150 will be formed directly on patterned wiring layer 144. The material of passivation layer 150 can be anti-solder insulating coating or other insulating material.


Please refer to FIG. 1H, after the formation of patterned passivation layer 150, a bonding point 160 can be placed on bonding pads 148a serving as an interface for electrically connecting die 120 to the external circuitry. Wherein bonding point 160 illustrated in FIG. 1H is a ball but it is not limited to any formation, which might include a bump, pin, or the like. Ball connector maybe solder ball, and bump connector maybe solder bump, gold bump, or the like.


Please refer to FIG. 1I, after the formation of bonding points 160 on bonding pads 148a, a singularization process of packaged die 120 by mechanical or laser cutting is performed along the dotted line as indicated in the diagram. Afterwards, the chip package structure of the die is completed.


According to the above, the first embodiment of the present invention is a chip package structure with a ceramic substrate and a plurality of dies on it. The external circuitry of the thin-film circuit layer allows the metal pads of the die to fan out. By forming bonding pads corresponding to the metal pads of the dies such as solders balls, bumps, or pins as the signal input terminals, the distance of the signal path is effectively decreased. As a result, signal delay and attenuation are reduced to increase performance of the die.


Ceramic material possesses advantageous properties such as high structural rigidity, high anti-corrosive properties, high density, and high thermal conductivity. Coefficient of thermal expansion (CTE) of aluminum oxide ceramic material is comparable to that of iron-cobalt-nickel alloy. The present invention specifically applies the use of ceramic material due to its high structural rigidity, high anti-corrosive properties, high density, and high thermal conductivity, which means that the package structure can be used in unfavorable environments such as high-corrosiveness, high humidity, or high temperature environment. The high CTE of ceramic material will help the dies to dissipate heat for improved performance. Furthermore, the fabrication of ceramic-BGA (CBGA) substrate is already well know in the art, therefore current manufacturing machines can be easily adapted to manufacture the ceramic substrate of the present invention for lower cost.


The second embodiment of the present invention differs from the first embodiment by having inwardly protruded areas in the ceramic substrate. This area is for placement of the die with the backside of the die adhered to the bottom of the area so the overall thickness of the chip package structure is reduced. FIGS. 2A to 2C are schematic diagrams of the sectional view of the second embodiment illustrating the fabrication of the structure.


Please refer to FIG. 2A, a ceramic substrate 210 with a surface 212 is provided. In FIG. 2B, a plurality of inwardly protruded areas 214 is formed on ceramic substrate 210 by machining such as milling. The depth of each inwardly protruded area 214 is approximately equal to the thickness of die 220, therefore the outline and depth of inwardly protruded areas 214 will be the same as dies 220 in FIG. 2C. In FIG. 2C, backside 224 of dies 220 is adhered to the bottom of inwardly protruded areas 214 so dies 220 are inlayed in inwardly protruded areas 214. Active surface 222 of die 220 is exposed along surface 212 or ceramic substrate 210.


An alternative method of forming inwardly protruded areas 214 in ceramic substrate 210 in FIG. 2B is to use two green sheets 210a and 210b that are not sintered, as illustrated in FIG. 2D. Green sheet 210a has openings 214a and by overlapping the two green sheets 210a, 210b and sintering them at a high temperature, opening 214a in green sheet 210a will form inwardly protruded areas 214 on green sheet 210b as seen before in FIG. 2B, illustrated in FIG. 2E. The thickness of green sheet 210a is approximately equal to that of die 220 so the depth of inwardly protruded areas 214 is approximately equal to the thickness of die 220.


Furthermore, in FIGS. 2D and 2E, the two green sheets 210a and 210b provided can be already sintered before putting together. Openings 214a can be formed before or after sintering green sheet 210a. Following, the two green sheet 210a, 210b are overlapped to form inwardly protruded openings 214 in ceramic substrate 210.


The structure of the second embodiment of the present invention after FIG. 2C will follow FIGS. 1C to 1I from the first embodiment of the present invention, therefore it will not be repeated.


The second embodiment of the present invention is a ceramic substrate with a plurality of inwardly protruded areas for inlaying dies by adhering the backside of the dies to the bottom of the inwardly protruded areas and exposing the active surface of the dies. A thin-film circuit layer is formed on top of the dies and the ceramic substrate to fan out the metal pads of the dies by using the external circuitry of the thin-film circuit layer. Due to the inlay of the dies in the ceramic substrate, thinning of the thickness of the chip package structure is effectively achieved and the surface of the ceramic substrate provides enough planarity and support for the formation of the thin-film circuit layer.


The third embodiment of the present invention differs from the second embodiment of the present invention by using an integrated ceramic substrate with at least one ceramic layer and one heat conducting layer. FIGS. 3A to 3C are schematic diagrams of the sectional view of the third embodiment illustrating the fabrication of the structure.


Please refer to FIG. 3A, an integrated ceramic substrate 310 consists of a ceramic layer 310a with multiple openings 314a and a heat conducting layer 310b, wherein the material of heat conducting layer 310b maybe metal. In FIG. 3B, ceramic layer 310a is placed overlapping heat conducting layer 310b so openings 314a of ceramic layer 310a form inwardly protruded areas 314. Following in FIG. 3C, backside 324 of die 320 is adhered to the bottom of inwardly protruded areas 314 so dies 320 are inlayed in ceramic substrate 310 with active surface 322 of die 320 exposed along surface 312 of ceramic board 310.


The following presents two ways of forming integrated ceramic substrate 310 with inwardly protruded areas 314 as shown in FIG. 3B. In FIG. 3A, a non-sintered ceramic layer (green sheet) 310a with openings 314a is provided, and in FIG. 3B, the non-sintered ceramic layer 310a is overlapped on heat conductive layer 310b so openings 314a of ceramic layer 310a can form inwardly protruded areas 314 on the surface of heat conducting layer 310b. Afterwards, integrated ceramic substrate 310 with ceramic layer 310a and heat conducting layer 310b are sintered at a temperature above 1000° C. Therefore the material of heat conducting layer 310b must have a higher melting temperature than the temperature used for sintering the green sheet.


The alternative method is using an already-sintered ceramic layer 310a with openings 314a. The already-sintered ceramic substrate layer 310a is overlapped on heat conducting layer 310b so openings 314a of ceramic layer 310a can form inwardly protruded areas 314. The thickness of ceramic layer 310a is approximately equal to that of die 320 so the depth of openings 314a is also approximately equal to the thickness of die 320.


The structure of the third embodiment of the present invention after FIG. 3C will follow FIGS. 1C to 1I from the first embodiment of the present invention, therefore it will not be repeated.


The third embodiment of the present invention is an integrated ceramic substrate with a ceramic layer with a plurality of openings and a heat conducting layer. The openings in the ceramic layer will form inwardly protruded areas on the integrated ceramic substrate. Backside of the die adheres to the bottom of the inwardly protruded areas so the dies are inlayed in the inwardly protruded areas exposing the active surface of the dies. This integrated ceramic substrate can efficiently dissipate heat from the dies to the outside because the bottom of the inwardly protruded area is the surface of the heat conducting material. The surface of the ceramic substrate provides enough planarity and support for the formation of the thin-film circuit layer.


The fourth embodiment of the present invention is slightly different from the first three embodiments. FIGS. 4A to 4E are schematic diagrams of the sectional view of the fourth embodiment illustrating the fabrication of the structure.


Please refer to FIG. 4A, a ceramic substrate 410 with a first surface 412 and a plurality of dies 420 are provided. The dies 420 have an active surface 422, a backside 424, and a plurality of metal pads 426 located on active surface 422. The fourth embodiment of the present invention differs from the third embodiment of the present invention by placing active surface 422 of die 420 downwards facing first surface 412 of ceramic substrate 410.


Please refer to FIG. 4B, a filling layer 430 is formed on top of first surface 412 of ceramic substrate 410 after active surface 422 of die 420 is adhered to first surface 412 of ceramic substrate 410. Filling layer 430 covers entirely first surface 412 of ceramic substrate 410 and surrounds dies 420. The material of filling layer 430 maybe an oxide, epoxy, or the like.


Please refer to FIG. 4C, after the formation of filling layer 430, a planarization process such as grinding is performed to planarize filling layer 430 and backside 424 of dies 420. Although the thickness of the active devices and wiring (not shown) on active surface 422 of die 420 is much less than that of dies 420, the thickness of die 420 should not be too small because cracks or damage to the die will occur during machine handling. However the present invention directly adheres active surface 422 of dies 420 to first surface 412 of ceramic substrate 410 without further machine handling. Afterwards a grinding process is performed on backside 424 of dies 420 to reduce the thickness of dies 420. As a result, dies 420 are ground to a very small thickness allowing the final chip package structure to be much thinner.


Please refer to FIG. 4D, after the planarization of filling layer 430 and dies 420, a second ceramic substrate 440 with a second surface 442 is adhered to filling layer 430 and dies 420 creating a sandwich effect with filling layer 430 and dies 420 in between two ceramic substrates 410 and 440.


Please refer to FIG. 4E, after the adhesion of second ceramic substrate 440, a grinding or the like process is performed to thin the backside of ceramic substrate 410 to achieve a thickness of about 2 microns to 200 microns, usually about 20 microns. First ceramic substrate 410 is used to provide a planar surface for dies 420 to adhere to and to serve as an insulating layer. Therefore ceramic substrate 410 can be replaced by substrate made of glass or other organic material.


Please refer to FIG. 4F, after the thinning of first ceramic substrate 410, a plurality of first thru-holes 410a are formed on first ceramic substrate 410 for exposing metal pads 426 of active surface 422 of die 420. First thru-holes 410a can be formed by machine drilling, laser, plasma etching, or similar methods.


Please refer to FIG. 4G, a first patterned wiring layer 450 is formed on first ceramic substrate 410. Using the same method disclosed in the first embodiment of the present invention, first vias 410b in first thru-holes 410a are formed by either filling first thru-holes 410a with part of the conductive material from patterned wiring layer 450 or pre-filling first thru-holes 410a with a conductive material before the formation of patterned wiring layer 450. A part of patterned wiring layer 450 will extend to a region outside active surface 422 of die 420.


Please refer to FIG. 4H, a dielectric layer 462 is formed on first ceramic substrate 410 and first patterned wiring layer 450. Wherein dielectric layer 462 is patterned to form a plurality of second thru-holes 462a, which correspond to bonding pad 450a of patterned wiring layer 450.


Please refer to FIG. 4I, a second patterned wiring layer 464 is formed on dielectric layer 462. Using the same method as above, second vias 462b in second thru-holes 462a can be formed by either filling second thru-holes 462a with part of the conductive material from patterned wiring layer or pre-fill second thru-holes 462a with a conductive material before the formation of patterned wiring layer 464. Similarly, in order to redistribute metal pads 426 of dies 420 on second ceramic substrate 440, dielectric layer (462 . . . ), second vias (462a . . . ), and second patterned wiring layer (464 . . . ) can be repeatedly formed on dies 420 and second ceramic substrate 440. Wherein first ceramic substrate 410, first patterned wiring layer 450, dielectric layer 462 . . . , and second patterned wiring layer 464 . . . form thin-film circuit layer 460. First vias 410b, first patterned wiring layer 450, second vias 462b . . . , and second patterned wiring layer 464 form the external circuitry of thin-film circuit layer 460.


The structure of the fourth embodiment of the present invention after FIG. 4I will follow FIGS. 1G to 1I from the first embodiment of the present invention, therefore it will not be repeated.


The fourth embodiment of the present invention is a ceramic substrate with the active surface of the dies directly adhered to the surface of the first ceramic substrate. A filling layer is formed over the dies and the ceramic substrate followed by a planarization and thinning process. Afterwards, a second ceramic substrate is adhered to the die and the filling layer. A thinning process of the first ceramic substrate is performed and a plurality of thru-holes filled with conductive material are formed on the first ceramic substrate. Finally a patterned wiring layer is formed on the first ceramic substrate allowing the external circuitry of the thin-film circuit layer to extend to a region outside the active surface of the die to help fan out the metal pads of the die.


The advantage of this structure is increased surface stability and accuracy because the active surface of the dies are first adhered to the surface of the first ceramic substrate. The thickness of the die can be very small for reducing the overall thickness of the chip package because no machine handling of dies is required.


The fifth embodiment of the present invention takes the first half of the fabrication process from the fourth embodiment of the present invention and combines with the second half of the fabrication process from the first embodiment of the present invention. FIGS. 5A to 5E are schematic diagrams of the sectional view illustrating the fabrication of the structure.


Please refer to FIG. 5A, an active surface 522 of dies 520 is adhered to a first surface 512 of a first ceramic substrate 510. In FIG. 5B, a filling layer 530 is formed on top of dies 520 and first ceramic substrate 510 covering dies 520. In FIG. 5C, a planarization and thinning process of dies 520 and filling layer 530 is performed to planarize backside 524 of dies 520 and filling layer 530. In FIG. 5D, a second ceramic substrate 540 is formed on top of dies 520 and filling layer 530 so backside 524 of dies 520 adheres to second ceramic substrate 540. By removing filling layer 530 and first ceramic substrate 510, the metal pads on active surface 522 of dies 520 are exposed. First ceramic substrate 510 is used to supply a planarized surface (first surface 512), and will be removed in later stages of the fabrication process. Therefore first ceramic substrate 510 can be replaced by substrates of other materials such as glass, metal, silicon, or other organic material.


The structure of the fifth embodiment of the present invention after FIG. 5E will follow FIGS. 1B to 1I of the first embodiment of the present invention, therefore it will not be repeated.


The fifth embodiment of the present invention is a ceramic substrate with the active surface of the die adhered to the surface of the first ceramic substrate for allowing high surface stability and accuracy. As a result, it eliminates the need of machine handling of the dies to achieve a very small thickness of the die for reducing the overall thickness of the chip package.


Furthermore, please refer to FIG. 6, it illustrates the schematic diagram of the sectional view of the chip package structure 600 of the present invention for a single die 620. Die 620 is placed on ceramic substrate 610, and a thin-film circuit layer 640 is formed on top of dies 620 and ceramic substrate 610. External circuitry 642 of thin-film circuit layer 640 has at least has one patterned wiring layer 642a and a plurality of vias 642b. The thickness of the inner traces inside die 620 is usually under 1 micron, but because the high amount of traces collocated together so RC delay is relatively high and the power/ground bus requires a large area. As a result, the area of die 620 is not enough to accommodate the power/ground bus. Therefore the chip package structure 600 uses thin-film circuit layer 640 and external circuitry 642 with wider, thicker, and longer traces to alleviate the problem. These traces act an interface for transmitting signals for the internal circuitry of die 620 or the power/ground bus of die 620. This will improve the performance of die 620.


Please refer to FIG. 8, it illustrates a magnified view of the sectional view of the chip package structure of the present invention. Active surface 622 of die 620 has a plurality of active devices 628a, 628b, and an internal circuitry 624. The internal circuitry 624 forms a plurality of metal pads 626 on the surface of die 620. Therefore signals are transmitted from active devices 628a to external circuitry 642 via internal circuitry 624 of die 620, and from external circuitry 642 back to another active device 628b via internal circuitry 624. The traces of external circuitry 642 are wider, longer, and thicker than that of internal circuitry 624 for providing an improved transmission path.


Please continue to refer to FIG. 6, external circuitry 642 further comprises at least one passive device 644 including a capacitor, an inductor, a resistor, a wave-guide, a filter, a micro electronic mechanical sensor (MEMS), or the like. Passive device 644 can be located on a single layer of patterned wiring layer 642a or between two layers of patterned wiring layers 642a. In FIG. 9A, 9B, passive device 644 can be formed by printing or other method on two bonding points on patterned wiring layer 642a when forming thin-film layer 640. In FIG. 10A, a comb-shape passive device 644 (such as a comb capacitor) is formed directly on a single patterned wiring layer. In FIG. 10B, passive device 644 (such as a capacitor) is formed between two layers of patterned wiring layers 642a with an insulating material 646 in between. Wherein the original dielectric layer (not shown) can replace insulating material 646. In FIG. 11A, passive device 644 (such as an inductor) is formed by making a single layer of patterned wiring layer 642a into a circular or square (not shown) spiral. In FIG. 11B, column-shape passive device 644 (such as an inductor) is formed by using two layers of patterned wiring layers 642a and a plurality of vias 642b to surround an insulating material 646 forming a column. In FIG. 11C, circular-shaped passive device 644 (such as an inductor) is formed by using slanted traces from two layers of patterned wiring layers and a plurality of vias 642b to surround an insulating material 646 in a circular manner forming a pie. The above structures allow the original externally welded passive devices to be integrated into the inside of the chip package structure.



FIG. 6 illustrates a chip package structure 600 for a single die 620 but FIG. 7 illustrates a chip package structure 700 for a plurality of dies. Chip package structure 700 in FIG. 7 differs from chip package structure 600 in FIG. 6 by having a die module 720, which comprises at least one or more dies such as die 720a, 720b. Die 720a, 720b are electrically connected by the external circuitry of the thin-film circuit layer. The function of die 720a, 720b can be the same or different and can be integrated together by external circuitry 742 to form a multi-die module (MCM) by packaging same or different dies into one chip package structure. When multiple dies are packaged into the same chip package structure, singulation process is performed on the determined number of dies.


Following the above, the present invention provides a chip packaging method by adhering a die to a ceramic substrate or to an inwardly protruded area of a ceramic substrate, and forming a thin-film circuit layer with bonding pads and points above the die and ceramic substrate. This structure can fan out the metal pads on the die to achieve a thin chip package structure with high pin count.


Comparing to the BGA or PGA package technique used in the prior art, the chip package of the present invention is performed directly on the die and the ceramic substrate for fanning out the metal pads on the die. It does not require flip chip or wire bonding to connect the die to the micro-spaced contact points of a package substrate or carrier. The present invention can reduce cost because the package substrate with micro-spaced contacts is very expensive. Moreover the signal transmission path of the present invention is reduced to lessen the effect of signal delay and attenuation, which improves the performance of the die.


Furthermore, the present invention uses ceramic substrate with high structural rigidity, high anti-corrosive properties, high density, and high thermal conductivity, which means that the package structure can be used in unfavorable environments such as high-corrosive, high humidity, or high temperature environment. The high CTE of ceramic material will help the die dissipate heat to improve performance. Furthermore, ceramic-BGA (CBGA) is already well know in the skilled of the art, which can be adapted to current machines to manufacture the ceramic substrate of the present invention for lower cost.


Furthermore, the third embodiment of the present invention provides an integrated substrate comprises a ceramic layer and a heat conducting layer. A plurality of openings can be pre-formed on the ceramic layer so inwardly protruded areas are formed for inlaying the die when the ceramic layer overlaps the heat conducting layer. The heat conducting layer helps to dissipate heat to the outside from the die during operation, which will effectively increase performance.


The thin-film layer circuit of the present invention is used to transmit signals between two main active devices inside the die, or used as a power/ground bus, or used to add in passive devices. Furthermore, the chip package structure of the present invention can accommodate one or more dies with similar or different functions. The external circuitry of the thin-film circuit layer electrically connects the multiple dies together and can be used in a MCM package. The chip package structure of the present invention adapts the MCM, the external circuitry of the thin-film circuit layer, the passive devices of the external circuitry to form a package that is “system in package”.


It will be apparent to those skilled in the art that various modifications and variations can be made to the structure of the present invention without departing from the scope or spirit of the invention. In view of the foregoing, it is intended that the present invention cover modifications and variations of this invention provided they fall within the scope of the following claims and their equivalents.

Claims
  • 1. A method for fabricating a chip package, comprising: joining multiple dies, separated from one another, and a bottom surface of a first substrate;after said joining said multiple dies and said bottom surface, thinning said first substrate; andafter said thinning said first substrate, forming a circuit layer on a top surface of said first substrate.
  • 2. The method of claim 1, after said joining said multiple dies and said bottom surface, further comprising joining said multiple dies and a second substrate, followed by said thinning said first substrate.
  • 3. The method of claim 1, after said joining said multiple dies and said bottom surface, further comprising thinning said multiple dies.
  • 4. The method of claim 3, wherein said thinning said multiple dies comprises a grinding process.
  • 5. The method of claim 1, after said joining said multiple dies and said bottom surface, further comprising forming a die-surrounding layer on said bottom surface and between said multiple dies.
  • 6. The method of claim 5, wherein said die-surrounding layer comprises a polymer.
  • 7. The method of claim 5, wherein said die-surrounding layer comprises an epoxy.
  • 8. The method of claim 1 further comprising said thinning said first substrate to a thickness between 2 and 200 micrometers.
  • 9. The method of claim 1, wherein said first substrate comprises a ceramic substrate.
  • 10. The method of claim 1, wherein said first substrate comprises an organic substrate.
  • 11. The method of claim 1, wherein said first substrate comprises a glass substrate.
  • 12. The method of claim 1, wherein said forming said circuit layer comprises a sputtering process.
  • 13. The method of claim 1, wherein said circuit layer comprises copper.
  • 14. The method of claim 1, after said forming said circuit layer on said top surface, further comprising forming a dielectric layer on said circuit layer.
  • 15. The method of claim 14, wherein said dielectric layer comprises polyimide.
  • 16. The method of claim 14, wherein said dielectric layer comprises benzocyclobutene.
  • 17. The method of claim 1, wherein said circuit layer comprises a ground bus.
  • 18. The method of claim 1, wherein said circuit layer comprises an interconnect connecting multiple portions of one of said multiple dies.
  • 19. The method of claim 1, wherein said circuit layer comprises a power bus.
  • 20. The method of claim 1, wherein said circuit layer comprises an interconnect connecting said multiple dies.
  • 21. The method of claim 1, wherein one of said multiple dies comprises multiple active devices, and said circuit layer comprises an interconnect connecting said multiple active devices.
  • 22. The method of claim 1 further comprising cutting said first substrate into multiple portions.
  • 23. The method of claim 22, wherein after said cutting said first substrate into said multiple portions, only one die, one of said multiple dies, joins one of said multiple portions.
  • 24. The method of claim 22, wherein after said cutting said first substrate into said multiple portions, said multiple dies join one of said multiple portions.
  • 25. The method of claim 2, wherein said second substrate comprises a ceramic substrate.
  • 26. The method of claim 5, wherein said die-surrounding layer comprises an oxide.
  • 27. The method of claim 1, wherein said forming said circuit layer comprises an electroless plating process.
  • 28. The method of claim 1, wherein said forming said circuit layer comprises an electroplating process.
  • 29. A method for fabricating a chip package, comprising: forming a polymer structure covering a die, wherein said die is between a first portion of said polymer structure and a second portion of said polymer structure, wherein a third portion of said polymer structure covers a top surface of said die;after said forming said polymer structure, thinning said die and then forming a patterned circuit layer over said die and said polymer structure, wherein said patterned circuit layer extends across an edge of said die, wherein said patterned circuit layer comprises a portion of an inductor;forming a dielectric layer on said patterned circuit layer and over said die and said polymer structure; andafter said forming said dielectric layer, cutting said polymer structure.
  • 30. The method of claim 29, after said forming said dielectric layer, further comprising forming a solder bump vertically over said polymer structure, followed by said cutting said polymer structure.
  • 31. The method of claim 29, wherein said forming said patterned circuit layer comprises an electroplating process.
  • 32. The method of claim 29, wherein said forming said patterned circuit layer comprises a sputtering process.
  • 33. The method of claim 29, wherein said polymer structure comprises an epoxy.
  • 34. The method of claim 29, after said forming said dielectric layer, further comprising forming a gold bump vertically over said polymer structure, followed by said cutting said polymer structure.
  • 35. The method of claim 29 further comprising joining said die and a substrate, followed by said forming said polymer structure.
  • 36. A method for fabricating a chip package, comprising: joining multiple dies, separated from one another, and a substrate;after said joining said multiple dies and said substrate, thinning said substrate; andafter said joining said multiple dies and said substrate, forming multiple openings in said substrate.
  • 37. The method of claim 36, wherein said thinning said substrate is followed by said forming said multiple openings.
  • 38. The method of claim 36, wherein said forming said multiple openings comprises an etching process.
  • 39. The method of claim 36, wherein said forming said multiple openings comprises a drilling process.
  • 40. The method of claim 36, after said forming said multiple openings in said substrate, further comprising forming a circuit layer on said substrate, wherein said circuit layer is connected to said multiple dies through said multiple openings.
  • 41. The method of claim 36, after said forming said multiple openings in said substrate, further comprising cutting said substrate into multiple portions.
  • 42. The method of claim 41, wherein after said cutting said substrate into said multiple portions, only one die, one of said multiple dies, joins one of said multiple portions.
  • 43. The method of claim 41, wherein after said cutting said substrate into said multiple portions, said multiple dies join one of said multiple portions.
Priority Claims (1)
Number Date Country Kind
90133092 A Dec 2001 TW national
CROSS-REFERENCE TO RELATED APPLICATION

This application is a divisional application of U.S. application Ser. No. 10/055,498, filed Jan. 22, 2002, now issued as U.S. Pat. No. 6,800,941, which claims the priority benefit of Taiwan application serial no. 90133092, filed Dec. 31, 2001. This application is related to application Ser. No. 10/054,001, filed on Jan. 19, 2002, now U.S. Pat. No. 6,673,698; and related to application Ser. No. 10/690,350, filed on Oct. 21, 2003, now pending; and related to application Ser. No. 10/996,535, filed on Nov. 24, 2004, now pending; and related to application Ser. No. 10/996,537, filed on Nov. 24, 2004, now pending; and related to application Ser. No. 10/055,560, filed on Jan. 22, 2002, now pending; and related to application Ser. No. 10/638,018, filed on Aug. 8, 2003, now pending; and related to application Ser. No. 10/977,289, filed on Oct. 28, 2004, now pending; and related to application Ser. No. 10/055,568, filed on Jan. 22, 2002, now pending; and related to application Ser. No. 10/174,462, filed on Jun. 17, 2002, now U.S. Pat. No. 6,746,898; and related to application Ser. No. 10/755,042, filed on Jan. 9, 2004, now pending; and related to application Ser. No. 10/055,499 filed on Jan. 22, 2002, now pending; and related to application Ser. No. 10/728,150 filed on Dec. 3, 2003, now pending; and related to application Ser. No. 10/794,472 filed on Mar. 5, 2004, now pending, all assigned to a common assignee.

US Referenced Citations (408)
Number Name Date Kind
2920232 Evans Jan 1960 A
3504214 Lake et al. Mar 1970 A
3634714 Anderson et al. Jan 1972 A
3677112 Keniston Jul 1972 A
3903590 Yokogawa Sep 1975 A
4021838 Warwick May 1977 A
4235498 Snyder Nov 1980 A
4402888 Runck Sep 1983 A
4622058 Leary-Renick et al. Nov 1986 A
4685998 Quinn Aug 1987 A
4789647 Peters Dec 1988 A
4840923 Flagello et al. Jun 1989 A
4866501 Shanefield Sep 1989 A
4918811 Eichelberger et al. Apr 1990 A
5048179 Shindo et al. Sep 1991 A
5049980 Saito et al. Sep 1991 A
5055321 Enomoto et al. Oct 1991 A
5063177 Geller et al. Nov 1991 A
5073814 Cole, Jr. et al. Dec 1991 A
5081563 Feng et al. Jan 1992 A
5083187 Lamson Jan 1992 A
5095402 Hernandez Mar 1992 A
5099306 Dunaway et al. Mar 1992 A
5111278 Eichelberger May 1992 A
5149662 Eichelberger Sep 1992 A
5161093 Gorczyca et al. Nov 1992 A
5188984 Nishiguchi Feb 1993 A
5196377 Wagner et al. Mar 1993 A
5211278 Mendenhall May 1993 A
5226232 Boyd Jul 1993 A
5239198 Lin et al. Aug 1993 A
5241456 Marcinkiewicz et al. Aug 1993 A
5250843 Eichelberger Oct 1993 A
5281151 Arima et al. Jan 1994 A
5291066 Neugebauer et al. Mar 1994 A
5300812 Lupinski et al. Apr 1994 A
5324687 Wojnarowski Jun 1994 A
5331204 Kuroda et al. Jul 1994 A
5334874 Metzler et al. Aug 1994 A
5336928 Neugebauer et al. Aug 1994 A
5353195 Fillion et al. Oct 1994 A
5353498 Fillion et al. Oct 1994 A
5359496 Kornrumpf et al. Oct 1994 A
5365790 Chen et al. Nov 1994 A
5366906 Wojnarowski et al. Nov 1994 A
5370766 Desaigoudar Dec 1994 A
5372967 Sundaram Dec 1994 A
5384488 Golshan Jan 1995 A
5388328 Yokono et al. Feb 1995 A
5394490 Kato et al. Feb 1995 A
5401687 Cole et al. Mar 1995 A
5416356 Staudinger May 1995 A
5422513 Marcinkiewicz et al. Jun 1995 A
5432675 Sorimachi et al. Jul 1995 A
5432677 Mowatt et al. Jul 1995 A
5434751 Cole, Jr. et al. Jul 1995 A
5450101 Ishida et al. Sep 1995 A
5478773 Dow Dec 1995 A
5483421 Gedney et al. Jan 1996 A
5524339 Gorowitz et al. Jun 1996 A
5532512 Fillion Jul 1996 A
5541442 Keil et al. Jul 1996 A
5548091 DiStefano et al. Aug 1996 A
5548099 Cole, Jr. et al. Aug 1996 A
5565706 Miura et al. Oct 1996 A
5566441 Marsh et al. Oct 1996 A
5576517 Wojnarowski et al. Nov 1996 A
5583359 Ng et al. Dec 1996 A
5602059 Horiuchi et al. Feb 1997 A
5606198 Ono et al. Feb 1997 A
5611884 Bearinger et al. Mar 1997 A
5629240 Malladi May 1997 A
5635762 Gamand Jun 1997 A
5648448 Marrocco, III Jul 1997 A
5650662 Edwards et al. Jul 1997 A
5659201 Wollesen Aug 1997 A
5663106 Karavakis et al. Sep 1997 A
5665989 Dangelo Sep 1997 A
5668399 Cronin et al. Sep 1997 A
5691248 Cronin Nov 1997 A
5696466 Li Dec 1997 A
5717245 Pedder Feb 1998 A
5729053 Orthmann Mar 1998 A
5745984 Cole, Jr. et al. May 1998 A
5757072 Gorowitz et al. May 1998 A
5757079 McAllister et al. May 1998 A
5763108 Chang Jun 1998 A
5767564 Kunimatsu et al. Jun 1998 A
5776796 DiStefano et al. Jul 1998 A
5786239 Ohsawa et al. Jul 1998 A
5789303 Leung Aug 1998 A
5792594 Brown Aug 1998 A
5817541 Averkiou et al. Oct 1998 A
5834339 DiStefano et al. Nov 1998 A
5834832 Kweon et al. Nov 1998 A
5834844 Akagawa Nov 1998 A
5841193 Eichelberger Nov 1998 A
5854001 Casey et al. Dec 1998 A
5854513 Kim Dec 1998 A
5872489 Chang et al. Feb 1999 A
5874770 Sata et al. Feb 1999 A
5875545 DiStefano et al. Mar 1999 A
5883435 Geffken Mar 1999 A
5892273 Iwasaki Apr 1999 A
5892288 Muraki et al. Apr 1999 A
5919548 Barron et al. Jul 1999 A
5929510 Geller et al. Jul 1999 A
5932379 Burm et al. Aug 1999 A
5939214 Mahulikar et al. Aug 1999 A
5939782 Malladi Aug 1999 A
5945741 Ohsawa et al. Aug 1999 A
5952726 Liang Sep 1999 A
5959357 Korman Sep 1999 A
5973908 Saia et al. Oct 1999 A
5994766 Shenoy Nov 1999 A
6002592 Nakamura et al. Dec 1999 A
6004867 Kim et al. Dec 1999 A
6008070 Farnworth Dec 1999 A
6008102 Alford Dec 1999 A
6010956 Takiguchi et al. Jan 2000 A
6011314 Leibovitz Jan 2000 A
6013948 Akram et al. Jan 2000 A
6018463 Winslow et al. Jan 2000 A
6020220 Gilleo et al. Feb 2000 A
6022792 Ishii Feb 2000 A
6025995 Marcinkiewicz Feb 2000 A
6030856 DiStefano et al. Feb 2000 A
6033939 Agarwala et al. Mar 2000 A
6043109 Yang et al. Mar 2000 A
6045655 DiStefano et al. Apr 2000 A
6046076 Mitchell et al. Apr 2000 A
6077726 Mistry Jun 2000 A
6078104 Sakurai Jun 2000 A
6080605 DiStefano et al. Jun 2000 A
6087199 Pogge et al. Jul 2000 A
6087648 Zhang et al. Jul 2000 A
6093584 Fjelstad Jul 2000 A
6104091 Ito et al. Aug 2000 A
6107123 DiStefano et al. Aug 2000 A
6110806 Pogge Aug 2000 A
6121688 Akagawa Sep 2000 A
6125039 Suzuki Sep 2000 A
6126428 Mitchell et al. Oct 2000 A
6130116 Smith et al. Oct 2000 A
6139666 Fasano et al. Oct 2000 A
6144100 Shen Nov 2000 A
6150716 MacQuarrie et al. Nov 2000 A
6154366 Ma et al. Nov 2000 A
6159767 Eichelberger Dec 2000 A
6163456 Suzuki et al. Dec 2000 A
6168965 Malinovich et al. Jan 2001 B1
6169319 Malinovich Jan 2001 B1
6175161 Goetz et al. Jan 2001 B1
6177293 Netzer Jan 2001 B1
6180445 Tsai Jan 2001 B1
6184143 Ohashi Feb 2001 B1
6187615 Kim et al. Feb 2001 B1
6187680 Costrini Feb 2001 B1
6202299 DiStefano et al. Mar 2001 B1
6204091 Smith et al. Mar 2001 B1
6205032 Shepherd Mar 2001 B1
6218215 DiStefano et al. Apr 2001 B1
6221687 Abramovich Apr 2001 B1
6225013 Cohen May 2001 B1
6225692 Hinds May 2001 B1
6228684 Maruyama May 2001 B1
6228687 Akram et al. May 2001 B1
6229203 Wojnarowski May 2001 B1
6232152 DiStefano et al. May 2001 B1
6235552 Kwon et al. May 2001 B1
6236098 Efland et al. May 2001 B1
6236101 Erdeljac May 2001 B1
6239482 Fillion et al. May 2001 B1
6239980 Fillion et al. May 2001 B1
6242282 Fillion et al. Jun 2001 B1
6242987 Schopf et al. Jun 2001 B1
6245595 Nguyen et al. Jun 2001 B1
6255738 DiStefano et al. Jul 2001 B1
6258631 Ito et al. Jul 2001 B1
6271469 Ma et al. Aug 2001 B1
6274391 Wachtler et al. Aug 2001 B1
6277669 Kung Aug 2001 B1
6278264 Burstein Aug 2001 B1
6281583 Dirahoui et al. Aug 2001 B1
6284573 Farnworth Sep 2001 B1
6285065 Levy Sep 2001 B1
6287893 Elenius Sep 2001 B1
6288434 Levy Sep 2001 B1
6288447 Amishiro Sep 2001 B1
6288905 Chung Sep 2001 B1
6291884 Glenn Sep 2001 B1
6294040 Raab et al. Sep 2001 B1
6294741 Cole, Jr. et al. Sep 2001 B1
6303423 Lin Oct 2001 B1
6309915 DiStefano Oct 2001 B1
6313528 Solberg Nov 2001 B1
6319827 Kowalski et al. Nov 2001 B1
6323096 Saia et al. Nov 2001 B1
6326697 Farnworth Dec 2001 B1
6329224 Nguyen et al. Dec 2001 B1
6329713 Farquhar et al. Dec 2001 B1
6331481 Stamper et al. Dec 2001 B1
6333557 Sullivan Dec 2001 B1
6344401 Lam Feb 2002 B1
6348728 Aiba et al. Feb 2002 B1
6359320 Yamazaki et al. Mar 2002 B1
6359328 Dubin Mar 2002 B1
6359335 DiStefano et al. Mar 2002 B1
6362087 Wang Mar 2002 B1
6362498 Abramovich Mar 2002 B2
6365498 Chu Apr 2002 B1
6373141 DiStefano et al. Apr 2002 B1
6383858 Gupta et al. May 2002 B1
6383916 Lin May 2002 B1
6384473 Peterson et al. May 2002 B1
6388340 DiStefano May 2002 B2
6395580 Tseng May 2002 B1
6396148 Eichelberger et al. May 2002 B1
6400573 Mowatt et al. Jun 2002 B1
6423570 Ma et al. Jul 2002 B1
6424034 Ahn Jul 2002 B1
6428377 Choi Aug 2002 B1
6429036 Nixon Aug 2002 B1
6429120 Ahn Aug 2002 B1
6439728 Copeland Aug 2002 B1
6440834 Daubenspeck et al. Aug 2002 B2
6441715 Johnson Aug 2002 B1
6445064 Ishii et al. Sep 2002 B1
6458681 DiStefano et al. Oct 2002 B1
6459135 Basteres Oct 2002 B1
6460245 DiStefano Oct 2002 B1
6472745 Iizuka Oct 2002 B1
6482730 Masumoto et al. Nov 2002 B1
6486005 Kim Nov 2002 B1
6486535 Liu Nov 2002 B2
6492723 Suyama Dec 2002 B2
6492829 Miura et al. Dec 2002 B1
6495914 Sekine et al. Dec 2002 B1
6496240 Zhang et al. Dec 2002 B1
6501169 Aoki Dec 2002 B1
6504227 Matsuo et al. Jan 2003 B1
6507102 Juskey et al. Jan 2003 B2
6521996 Seshan Feb 2003 B1
6537584 Zentner et al. Mar 2003 B1
6538210 Sugaya et al. Mar 2003 B2
6545354 Aoki Apr 2003 B1
6546620 Juskey et al. Apr 2003 B1
6548891 Mashino Apr 2003 B2
6555469 MacIntyre Apr 2003 B1
6555906 Towle et al. Apr 2003 B2
6555908 Eichelberger et al. Apr 2003 B1
6558976 Shrauger May 2003 B2
6559528 Watase May 2003 B2
6563106 Bowers et al. May 2003 B1
6582991 Maeda et al. Jun 2003 B1
6590291 Akagawa Jul 2003 B2
6602740 Mitchell Aug 2003 B1
6603072 Foster et al. Aug 2003 B1
6610621 Masuko Aug 2003 B2
6610934 Yamaguchi et al. Aug 2003 B2
6614091 Downey Sep 2003 B1
6614110 Pace Sep 2003 B1
6617174 Rotstein Sep 2003 B2
6620513 Yuyama et al. Sep 2003 B2
6625028 Dove et al. Sep 2003 B1
6625037 Nakatani et al. Sep 2003 B2
6633005 Ichitsubo et al. Oct 2003 B2
6639299 Aoki Oct 2003 B2
6639324 Chien Oct 2003 B1
6646347 Mercado Nov 2003 B2
6653172 DiStefano et al. Nov 2003 B2
6653563 Bohr Nov 2003 B2
6657228 Ohtani Dec 2003 B2
6657310 Lin Dec 2003 B2
6673698 Lin et al. Jan 2004 B1
6680544 Lu Jan 2004 B2
6683380 Efland Jan 2004 B2
6686015 Raab et al. Feb 2004 B2
6690845 Yoshimura et al. Feb 2004 B1
6707124 Wachtler Mar 2004 B2
6710454 Boon Mar 2004 B1
6713589 Sue et al. Mar 2004 B2
6730857 Konrad et al. May 2004 B2
6734534 Vu et al. May 2004 B1
6746898 Lin et al. Jun 2004 B2
6759273 Felton et al. Jul 2004 B2
6765299 Takahashi et al. Jul 2004 B2
6780747 DiStefano et al. Aug 2004 B2
6780748 Yamaguchi Aug 2004 B2
6794273 Saito et al. Sep 2004 B2
6794739 Kobayashi et al. Sep 2004 B2
6797544 Sakai et al. Sep 2004 B2
6800941 Lee et al. Oct 2004 B2
6838750 Nuytkens et al. Jan 2005 B2
6847066 Tahara Jan 2005 B2
6852616 Sahara Feb 2005 B2
6861740 Hsu Mar 2005 B2
6867499 Tabrizi Mar 2005 B1
6885107 Kinsman Apr 2005 B2
6914331 Shimoishizaka Jul 2005 B2
6933601 Satoh et al. Aug 2005 B2
6943440 Kim Sep 2005 B2
6963136 Shinozaki Nov 2005 B2
6973709 Huang Dec 2005 B2
6975516 Asahi et al. Dec 2005 B2
6989600 Kubo et al. Jan 2006 B2
7067926 Yamazaki et al. Jun 2006 B2
7071024 Towle et al. Jul 2006 B2
7087460 Lee Aug 2006 B2
7115488 Isobe et al. Oct 2006 B2
7172922 Benjamin Feb 2007 B2
7220667 Yamagata May 2007 B2
7239028 Anzai Jul 2007 B2
7271033 Lin et al. Sep 2007 B2
7272888 DiStefano Sep 2007 B2
7294905 Ogino et al. Nov 2007 B2
7297614 Lee et al. Nov 2007 B2
7342258 Yamazaki et al. Mar 2008 B2
7345365 Lee et al. Mar 2008 B2
7365273 Fairchild et al. Apr 2008 B2
7397117 Lin et al. Jul 2008 B2
7413929 Lee et al. Aug 2008 B2
7417865 Kim Aug 2008 B2
7449412 Nuytkens et al. Nov 2008 B2
7454834 DiStefano Nov 2008 B2
7470865 Fushie et al. Dec 2008 B2
7511376 Lin et al. Mar 2009 B2
7545044 Shibayama et al. Jun 2009 B2
7653371 Floyd Jan 2010 B2
7657242 Floyd Feb 2010 B2
7678695 Taniguchi et al. Mar 2010 B2
7786002 Leib et al. Aug 2010 B2
7787130 Webster Aug 2010 B2
7830588 Miles Nov 2010 B2
7839356 Hagood et al. Nov 2010 B2
7848004 Miles Dec 2010 B2
7863524 Shioga et al. Jan 2011 B2
7881686 Floyd Feb 2011 B2
7898058 Lin et al. Mar 2011 B2
7977763 Lin et al. Jul 2011 B2
8022551 Soga et al. Sep 2011 B2
8119446 Lin et al. Feb 2012 B2
20010013653 Shoji Aug 2001 A1
20010021541 Akram et al. Sep 2001 A1
20010026010 Horiuchi et al. Oct 2001 A1
20010026435 Sakai Oct 2001 A1
20010028098 Liou Oct 2001 A1
20010031514 Smith Oct 2001 A1
20010033021 Shimoishizaka et al. Oct 2001 A1
20010033474 Sakai et al. Oct 2001 A1
20010037863 Carson et al. Nov 2001 A1
20010042901 Maruyama Nov 2001 A1
20010051426 Pozder Dec 2001 A1
20020001966 Ito et al. Jan 2002 A1
20020004288 Nishiyama Jan 2002 A1
20020006718 DiStefano Jan 2002 A1
20020007904 Raab et al. Jan 2002 A1
20020017730 Tahara Feb 2002 A1
20020020898 Vu et al. Feb 2002 A1
20020030273 Iwamoto et al. Mar 2002 A1
20020063304 Toeda et al. May 2002 A1
20020070443 Mu et al. Jun 2002 A1
20020074641 Towle et al. Jun 2002 A1
20020079575 Hozoji et al. Jun 2002 A1
20020084510 Jun et al. Jul 2002 A1
20020094671 DiStefano et al. Jul 2002 A1
20020121689 Honda Sep 2002 A1
20020127771 Akram et al. Sep 2002 A1
20020133943 Sakamoto et al. Sep 2002 A1
20020135063 Alcoe et al. Sep 2002 A1
20020137263 Towle et al. Sep 2002 A1
20020142521 Steffens Oct 2002 A1
20020158334 Vu Oct 2002 A1
20020159242 Nakatani et al. Oct 2002 A1
20020168797 DiStefano et al. Nov 2002 A1
20020180041 Sahara et al. Dec 2002 A1
20020184758 DiStefano Dec 2002 A1
20030020180 Ahn et al. Jan 2003 A1
20030027373 DiStefano et al. Feb 2003 A1
20030038331 Aoki Feb 2003 A1
20030080437 Gonzalez et al. May 2003 A1
20030118738 Shuy et al. Jun 2003 A1
20030122246 Lin et al. Jul 2003 A1
20030134455 Cheng et al. Jul 2003 A1
20030201534 Eichelberger et al. Oct 2003 A1
20030201548 Ikezawa et al. Oct 2003 A1
20030218246 Abe Nov 2003 A1
20030224613 Ramanathan Dec 2003 A1
20040009629 Ahn et al. Jan 2004 A1
20040023450 Katagiri Feb 2004 A1
20040063249 Lin et al. Apr 2004 A1
20040084741 Boon May 2004 A1
20040094841 Matsuzaki May 2004 A1
20040113245 Takaoka et al. Jun 2004 A1
20040125579 Konishi et al. Jul 2004 A1
20040140556 Lin et al. Jul 2004 A1
20040140559 Goller et al. Jul 2004 A1
20040168825 Sakamoto et al. Sep 2004 A1
20050070085 Huang et al. Mar 2005 A1
20050184358 Lin Aug 2005 A1
20050208757 Lin Sep 2005 A1
20050218515 Kweon et al. Oct 2005 A1
20060001152 Hu Jan 2006 A1
20060225272 DiStefano Oct 2006 A1
20060228272 Watson et al. Oct 2006 A1
20060244137 Kikuchi et al. Nov 2006 A1
20110205720 Lee et al. Aug 2011 A1
20110309473 Lin et al. Dec 2011 A1
Foreign Referenced Citations (24)
Number Date Country
1094511 Apr 2001 EP
360004253 Jan 1985 JP
5114665 May 1993 JP
09260581 Oct 1997 JP
2000003985 Jan 2000 JP
241438 Feb 1995 TW
385509 Mar 2000 TW
403980 Sep 2000 TW
417265 Jan 2001 TW
423127 Feb 2001 TW
423132 Feb 2001 TW
444370 Jul 2001 TW
449894 Aug 2001 TW
452930 Sep 2001 TW
454318 Sep 2001 TW
456006 Sep 2001 TW
457662 Oct 2001 TW
457830 Oct 2001 TW
463274 Nov 2001 TW
466652 Dec 2001 TW
466725 Dec 2001 TW
469549 Dec 2001 TW
531854 May 2003 TW
90123655 May 2003 TW
Non-Patent Literature Citations (39)
Entry
Jacob Millman, Digital and Analog Circuits and Systems, Micro Electronic, Mar. 1979, p. 115 & p. 167, Sec 4-11 &Sec 6-1, McGraw-Hill College.
Rao R. Tummala, Eugene J.Rymaszewski & Alan G.Klopfenstein, Microelectronics Packaging Handbook (Second Edition), Technology Drivers Part I, Jan. 31, 1997, p. 12˜13, p. 64˜65, p. 82˜87, p. 133, An overview & 8-2 chip-level interconnection evolution, Springer.
John H.Lau & S.W. Ricky Lee, Chip Scale Package, General Electric's Chip-On-Flex Chip Scale Package (COF-CSP) , Feb. 28, 1999, P0156˜161, Chapter ten, McGraw-Hill Professional.
Mistry, K. et al. “A 45nm Logic Technology with High-k+ Metal Gate Transistors, Strained Silicon, 9 Cu Interconnect Layers, 193nm Dry Patterning, and 100% Pb-free Packaging,” IEEE International Electron Devices Meeting (2007) pp. 247-250.
Edelstein, D.C., “Advantages of Copper Interconnects,” Proceedings of the 12th International IEEE VLSI Multilevel Interconnection Conference (1995) pp. 301-307.
Theng, C. et al. “An Automated Tool Deployment for ESD (Electro-Static-Discharge) Correct-by-Construction Strategy in 90 nm Process,” IEEE International Conference on Semiconductor Electronics (2004) pp. 61-67.
Gao, X. et al. “An improved electrostatic discharge protection structure for reducing triggering voltage and parasitic capacitance,” Solid-State Electronics, 27 (2003), pp. 1105-1110.
Yeoh, A. et al. “Copper Die Bumps (First Level Interconnect) and Low-K Dielectrics in 65nm High Volume Manufacturing,” Electronic Components and Technology Conference (2006) pp. 1611-1615.
Hu, C-K. et al. “Copper-Polyimide Wiring Technology for VLSI Circuits,” Materials Research Society Symposium Proceedings VLSI V (1990) pp. 369-373.
Roesch, W. et al. “Cycling copper flip chip interconnects,” Microelectronics Reliability, 44 (2004) pp. 1047-1054.
Lee, Y-H. et al. “Effect of ESD Layout on the Assembly Yield and Reliability,” International Electron Devices Meeting (2006) pp. 1-4.
Yeoh, T-S. “ESD Effects on Power Supply Clamps,” Proceedings of the 6th International Sympoisum on Physical & Failure Analysis of Integrated Circuits (1997) pp. 121-124.
Edelstein, D. et al. “Full Copper Wiring in a Sub-0.25 pm CMOS ULSI Technology,” Technical Digest IEEE International Electron Devices Meeting (1997) pp. 773-776.
Venkatesan, S. et al. “A High Performance 1.8V, 0.20 pm CMOS Technology with Copper Metallization,” Technical Digest IEEE International Electron Devices Meeting (1997) pp. 769-772.
Jenei, S. et al. “High Q Inductor Add-on Module in Thick Cu/SiLK™ single damascene,” Proceedings from the IEEE International Interconnect Technology Conference (2001) pp. 107-109.
Groves, R. et al. “High Q Inductors in a SiGe BiCMOS Process Utilizing a Thick Metal Process Add-on Module,” Proceedings of the Bipolar/BiCMOS Circuits and Technology Meeting (1999) pp. 149-152.
Sakran, N. et al. “The Implementation of the 65nm Dual-Core 64b Merom Processor,” IEEE International Solid-State Circuits Conference, Session 5, Microprocessors, 5.6 (2007) pp. 106-107, p. 590.
Kumar, R. et al. “A Family of 45nm IA Processors,” IEEE International Solid-State Circuits Conference, Session 3, Microprocessor Technologies, 3.2 (2009) pp. 58-59.
Bohr, M. “The New Era of Scaling in an SoC World,” International Solid-State Circuits Conference (2009) Presentation Slides 1-66.
Bohr, M. “The New Era of Scaling in an SoC World,” International Solid-State Circuits Conference (2009) pp. 23-28.
Ingerly, D. et al. “Low-K Interconnect Stack with Thick Metal 9 Redistribution Layer and Cu Die Bump for 45nm High Volume Manufacturing,” International Interconnect Technology Conference (2008) pp. 216-218.
Kurd, N. et al. “Next Generation Intel® Micro-architecture (Nehalem) Clocking Architecture,” Symposium on VLSI Circuits Digest of Technical Papers (2008) pp. 62-63.
Maloney, T. et al. “Novel Clamp Circuits for IC Power Supply Protection,” IEEE Transactions on Components, Packaging, and Manufacturing Technology, Part C, vol. 19, No. 3 (Jul. 1996) pp. 150-161.
Geffken, R. M. “An Overview of Polyimide Use in Integrated Circuits and Packaging,” Proceedings of the Third International Symposium on Ultra Large Scale Integration Science and Technology (1991) pp. 667-677.
Luther, B. et al. “Planar Copper-Polyimide Back End of the Line Interconnections for ULSI Devices,” Proceedings of the 10th International IEEE VLSI Multilevel Interconnection Conference (1993) pp. 15-21.
Master, R. et al. “Ceramic Mini-Ball Grid Array Package for High Speed Device,” Proceedings from the 45th Electronic Components and Technology Conference (1995) pp. 46-50.
Maloney, T. et al. “Stacked PMOS Clamps for High Voltage Power Supply Protection,” Electrical Overstress/Electrostatic Discharge Symposium Proceedings (1999) pp. 70-77.
Lin, M.S. et al. “A New System-on-a-Chip (SOC) Technology—High Q Post Passivation Inductors,” Proceedings from the 53rd Electronic Components and Technology Conference (May 30, 2003) pp. 1503-1509.
MEGIC Corp. “MEGIC way to system solutions through bumping and redistribution,” (Brochure) (Feb. 6, 2004) pp. 1-3.
Lin, M.S. “Post Passivation Technology™—MEGIC® Way to System Solutions,” Presentation given at TSMC Technology Symposium, Japan (Oct. 1, 2003) pp. 1-32.
Lin, M.S. et al. “A New IC Interconnection Scheme and Design Architecture for High Performance ICs at Very Low Fabrication Cost—Post Passivation Interconnection,” Proceedings of the IEEE Custom Integrated Circuits Conference (Sep. 24, 2003) pp. 533-536.
“Electronic Materials Handbook, vol. 1—Packaging: Other Design Considerations; Materials and Electronic Phenomena; Physical Characteristics of Microelectronic Materials” ASM International Handbook Committee, pp. 104-111, ASM International (1989).
Kuo, “Semiconductor Packaging Engineering”, Zhan Yi-Zheng Publisher, Registration Taipei, Apr. 2000, Table 9.1.
ROC Cancellation Case No. 090131210N01 Third Supplemental Cancellation Brief filed by ACE on May 13, 2010, with English Translated Summary.
Emery R.M., et al., “Novel Microelectronic Packaging Method for Reduced Thermomechanical Stresses on Low Dielectric Constant Materials,” Intel Corporation, 2007, Chandler, AZ.
Lau, J. et al. “Chip Scale Package—Design Materials Process Reliability and Applications”, Chapt 10, pp. 157-161, McGraw-Hill professional, 1990.
Semiconductor packaging process, Chapter 9, Microstructures and properties of materials, p. 9-5 (1999).
Tummala R.R., et al., “Microelectronic Packaging Handbook,” 1989, pp. 673-725, Chapter 9, Van Nostrand Reinhold, NY.
John H.L., et al., “Design Concepts and Package Structure, Chip Scale Package,” Feb. 28, 1999, pp. 467-475, Chapter 10.2, McGrawHill Professional.
Related Publications (1)
Number Date Country
20030205804 A1 Nov 2003 US
Divisions (1)
Number Date Country
Parent 10055498 Jan 2002 US
Child 10454972 US