1. Field of the Invention
The present invention related to a method and system for producing metal cored solder structures; and the present invention also relates to a metal cored solder decal structure for utilization in manufacturing semiconductor or flip chip interconnections.
2. Discussion of the Prior Art
The present state of the art is directed to increasing the Cu/Sn ratio in flip chip semiconductor interconnections in order to be able to exploit the benefits of the copper (Cu) content that is contained therein. Copper possess a high thermal conductivity of about 398 W/m·K and a low electrical resistivity of about 1.69 mΩ·cm. In comparison, pure Sn has a thermal conductivity of about 67 W/m·K and an electrical resistivity of about 11.4 mΩ·cm, whereas eutectic PbSn solder has a thermal conductivity of about 51 W/m·K and an electrical resistivity of about 17.0 mΩ·cm. In the current state-of-the-art, there have been integrated Cu die-side bumps by using a Cu electroplating process in high-volume manufacturing quantities and with disclosed inherent reliability benefits that are related to stress, electromigration and thermal conductivity. Furthermore, it has been ascertained in the technology that the etched Cu post substrate technology can, potentially, reduce the actually expected thermal resistance of the semiconductor or flip chip interconnections.
Moreover, there is also described in Ference, et al., U.S. Pat. No. 5,244,143, that the C4 NP (controlled collapse chip connect new process) can be readily extended so as to be capable of providing high Cu/Sn ratio chip interconnections through the insertion of copper (Cu) spheres into the center of flip chip joints. U.S. Pat. No. 5,244,143 is commonly assigned to the present assignee, and the disclosure of which is incorporated herein by reference in its entirety. The foregoing concept is currently utilized as described in commonly assigned U.S. patent application Ser. No. 11/733,840, now U.S. Pat. No. 7,786,001, the disclosure of which is incorporated herein by reference in its entirety. In that instance, the application provides for an area array composite interconnect structure that is constituted of a copper core which is connected to respective bond pads on a semiconductor device, and a packaging substrate with a solder. However, pursuant to the foregoing co-pending patent application, a process of transferring is described as being implemented in two steps in a separate manner with the utilization of the solder and copper.
Moreover, pursuant to copending U.S. Ser. No. 11/733,840, the foregoing is limited to producing Cu cored solder bumps only on the surface of Si (silicon) wafer, whereas contrastingly in the technology there is currently a considerable need to provide for the formation of metal cored solder bumps on a substrate surface, inasmuch as the copper post that is prevalent on the substrate surface reduces the thermal resistance of the electrical interconnection.
In addition to the foregoing, other aspects known in the art are disclosed in Buchwalter et. Al., US Patent Publication Nos. 2009/0093111 and 2008/0251281; Gruber, U.S. Pat. No. 5,673,846, and Ference, U.S. Pat. No. 5,244,143; all of which are commonly assigned to the present assignee, and the disclosures of which are incorporated herein by reference in their entireties.
Flip-chip joints are shown in U.S. Pat. No. 7,786,001, commonly assigned to the present assignee, and which disclosure is expressly incorporated by reference herein in its entirety. U.S. Pat. No. 7,786,001 discloses an area array composite interconnect structure made up of a copper core connected to respective bond pads on a semiconductor device and a packaging substrate with solder. However, the method includes two steps of transfer processes of solder and Cu, separately. Also, U.S. Pat. No. 7,786,001 is limited to making Cu cored solder bumps only on the Si wafer side.
The known art uses a process utilizing copper Si die bumps by employing a copper electroplating process, and entails the need for an extremely expensive procedure, inasmuch as it necessitates the application of a lithographic process of thick photoresists, whereas other prior art publications disclose the use of copper post bumps on the side of the substrate, and which also require the implementing of lithographic processes for the etching of a copper layer.
There exists a need in the art to form metal cored solder bumps on the substrate side because the Cu post on the substrate side reduces the interconnection thermal resistance. Further, it would be desirable to form metal cored solder bump structures utilizing a simple one step transfer process.
Accordingly, in order to improve upon and uniquely evidence the current state of the technology, the invention provides for a novel metal cored solder bump fabrication method that is implemented on Si wafers and/or electronic package substrates. A basic concept of the present invention uses the combination of a polymer film and a Si fixture in order to form metal cored solder bumps through the intermediary of only a single step transfer process. The polymer film which has through-holes found therein, aids in the arrangement of metal balls in the Si mold plate and in the implementation of a solder filled IMS (injection molded solder) process in a simultaneous manner. Moreover, the polymer film renders it possible to form metal cored solder bumps on the surface of the substrate because of a close CTE (coefficient of thermal expansion) match with that of the substrate.
Hereby, in contrast with known techniques, the present invention is directed to providing for an increase in the Cu/Sn ratio of a solder bump in the absence of requiring the application of a lithography process. Moreover, in further improving the prior art and the state of the current technology, the present invention requires only a single step transfer process, and can be applied in order to form the metal cored bumps on the substrate surface.
It is, accordingly, an object of the present invention to provide a system for producing metal cored solder structures on a substrate includes: a decal having a plurality of apertures, the apertures being tapered from a top surface to a bottom surface of the decal; a carrier configured for positioning beneath the bottom of the decal, the carrier having cavities in a top surface and the cavities located in alignment with the apertures of the decal; the decal being configured for positioning on the carrier having the decal bottom surface in contact with the carrier top surface to form feature cavities defined by the decal apertures and the carrier cavities, the feature cavities being shaped to receive a plurality of metal elements therein, the feature cavities configured for receiving molten solder being cooled in the cavities, the decal being separable from the carrier to partially expose metal core solder contacts; and receiving elements of a substrate being configured to receive the metal core solder contacts thereon, and the metal core solder contacts being exposed and positioned on the substrate.
In another aspect of the invention, a method of producing metal cored solder structures on a substrate includes: providing a decal having a plurality of apertures, the apertures being tapered from a top surface to a bottom surface of the decal; positioning the decal on a substrate, the substrate having solder wetting pads in a top surface and the pads located in alignment with the apertures of the decal; positioning the decal on the substrate having the decal bottom surface in contact with the substrate top surface to; positioning a plurality of metal elements in the feature apertures of the decal; filling the feature apertures with molten solder and cooling the solder; and removing the decal.
In another aspect of the invention, a method of producing metal cored solder structures on a substrate includes: providing a dry film on a substrate, the substrate having solder wetting pads; patterning the dry film and forming a plurality of apertures on the wetting pads; positioning a plurality of metal elements in the feature apertures of the dry film; filling the feature apertures with molten solder and cooling the solder; and removing the dry film.
The features and advantages of the present disclosure will become apparent from the following detailed description of illustrative embodiments thereof, which is to be read in connection with the accompanying drawings. The various features of the drawings are not to scale as the illustrations are for clarity in facilitating one skilled in the art in understanding the disclosure in conjunction with the detailed description. In the drawings:
The present disclosure will now be described in greater detail by referring to the following discussion and drawings that accompany the present application. The drawings of the present application, which are referred to herein below in greater detail, are provided for illustrative purposes and, as such, they are not drawn to scale.
In the following description, numerous specific details are set forth, such as particular structures, components, materials, dimensions, processing steps and techniques, in order to provide a thorough understanding of the present disclosure. However, it will be appreciated by one of ordinary skill in the art that the present disclosure may be practiced without these specific details. In other instances, well-known structures or processing steps have not been described in detail in order to avoid obscuring the present disclosure.
It will be understood that when an element as a layer, region or substrate is referred to as being “on” or “over” another element, it can be directly on the other element or intervening elements may also be present. In contrast, when an element is referred to as being “directly on” or “directly over” another element, there are no intervening elements present. It will also be understood that when an element is referred to as being “connected” or “coupled” to another element, it can be directly connected or coupled to the other element or intervening elements may be present. In contrast, when an element is referred to as being “directly connected” or “directly coupled” to another element, there are no intervening elements present.
Referring to
A carrier embodied as a Silicon (Si) fixture or silicon carrier 40 includes cavities 44. The carrier 40 has a top surface 46. The cavities 44 have a wider top portion 52 and a bottom point 54 thereby being generally “V” shaped forming cavities 44, as shown in
The decal 14 is moved toward the carrier 40 in direction 60 as shown in
Referring to
Referring to
Referring to
Referring to
In
The decal 104 is moved toward the carrier 120 in direction 60 as shown in
Referring to
Referring to
Referring to
Referring to
Referring to
Referring to
In an alternative embodiment, the same process 300 can be implemented using an organic substrate instead of a silicon wafer 304. In another embodiment, multiple films, for example, two films, can be stacked on one on top of the other, with aligning apertures to form a cavity on top of contact elements 306 of an organic substrate.
Referring to
Referring to
This application is a divisional application of U.S. patent application Ser. No. 13/565,982. This application is related to the following commonly-owned, United States patents, and co-pending United States patent applications, the entire contents and disclosures of which are expressly incorporated by reference herein in their entirety: U.S. patent application Ser. No. 12/121,236, now U.S. Pat. No. 7,780,063, “TECHNIQUES FOR ARRANGING SOLDER BALLS AND FORMING BUMPS”; and U.S. patent application Ser. No. 11/869,573, now U.S. Pat. No. 7,928,585, “SPROCKET OPENING ALIGNMENT PROCESS AND APPARATUS FOR MULTILAYER SOLDER DECAL”; U.S. patent application Ser. No. 12/983,292.
Number | Name | Date | Kind |
---|---|---|---|
5244143 | Ference et al. | Sep 1993 | A |
5673846 | Gruber | Oct 1997 | A |
7780063 | Budd et al. | Aug 2010 | B2 |
7786001 | Buchwalter et al. | Aug 2010 | B2 |
7906420 | Gruber et al. | Mar 2011 | B2 |
7928585 | Buchwalter et al. | Apr 2011 | B2 |
8053283 | Gruber et al. | Nov 2011 | B2 |
8138020 | Gruber et al. | Mar 2012 | B2 |
20050006759 | Huang | Jan 2005 | A1 |
20080251281 | Buchwalter et al. | Oct 2008 | A1 |
20090093111 | Buchwalter et al. | Apr 2009 | A1 |
20100072263 | Gruber et al. | Mar 2010 | A1 |
20100230143 | Buchwalter et al. | Sep 2010 | A1 |
20100230474 | Buchwalter et al. | Sep 2010 | A1 |
20100230475 | Buchwalter et al. | Sep 2010 | A1 |
20100270067 | Choi | Oct 2010 | A1 |
20110097892 | Buchwalter et al. | Apr 2011 | A1 |
20110272450 | Gruber et al. | Nov 2011 | A1 |
20120042515 | Shoji | Feb 2012 | A1 |
20140004697 | Shen | Jan 2014 | A1 |
Entry |
---|
Nah et al., “C4NP (C4 New Process) copper cored flip chip interconnections”, ECTC 2008, The 58th Electronic Components and Technology Conference, May 27-20, 2008, pp. 1-20. |
Number | Date | Country | |
---|---|---|---|
20150318251 A1 | Nov 2015 | US |
Number | Date | Country | |
---|---|---|---|
Parent | 13565982 | Aug 2012 | US |
Child | 14797815 | US |