This application is a U.S. nationalized patent application of PCT/FI2006/000208, filed Jun. 15, 2006, which claims priority to Finnish Patent Application No. 20050645 filed Jun. 16, 2005, the entire disclosures of each are hereby expressly incorporated by reference herein.
The present invention relates to a method for manufacturing a circuit-board structure.
The manufactured circuit-board structure can form part of, for example, a circuit board, a multi-layer circuit board, a component package, or an electronic module.
The circuit-board structure can be of a type that comprises at least one layer of conductor patterns and at least one component, which is connected electrically to the conductor patterns.
The circuit-board structure can also be of a type that comprises at least conductor patterns in at least two layers and at least one via, which connects a conductor in one layer electrically to a conductor in the second layer.
The invention thus relates to manufacturing methods for multi-layer circuit boards. The invention also relates to such circuit-board manufacturing methods, in which at least one component connected to a conductor pattern is surrounded with an insulating-material layer. Solutions of this kind can also be referred to alternatively as circuit-board or module structures, which contain buried, embedded, or built-in components. The insulating-material layer surrounding the component is typically part of the base structure of the circuit board or module, which forms a support for the innermost conductor layers of the circuit board or module.
Application publication US 2005/0001331 discloses a circuit-board structure manufacturing method, in which first of all a circuit board is manufactured, which comprises an insulator layer and a conductor pattern on the surface of it. After this, a semiconductor component is attached to the conductor patterns on the surface of the circuit board by means of a suitable flip-chip attachment method. The attachment takes place by means of contact bumps on the surface of the semiconductor component. In the method of the US publication, after the attachment of the component a patterned and unpatterned insulating-material layer is laminated on top of the circuit board, and on top of them a further conductor-pattern layer.
Patent publications U.S. Pat. No. 6,038,133 and U.S. Pat. No. 6,489,685, as well as application publication US 2002/0117743 disclose a method, in which a conductor pattern is made on the surface of detachable film and a semiconductor component is attached to the conductor pattern using a flip-chip attachment method. After this, the component is surrounded with an insulating-material layer and the detachable film is removed.
The aforementioned publications U.S. Pat. No. 6,038,133 and US 2002/0117743 also disclose a method, in which a component is attached by the flip-chip method to a unified conductor foil, instead of to conductor patterns, from which conductor foil conductor patterns are formed at a later stage in the process. Corresponding methods are also disclosed, for example, in the publications, U.S. Pat. No. 5,042,145; WO 2004/077902; WO 2004/077903; and WO 2005/020651.
In addition to the aforementioned types of method, many other methods are also known, by means of which circuit-board structures containing components can be manufactured. For example, the components can first of all be placed inside an insulating-material layer and connected electrically to the conductor layer only after this, as disclosed in the application publication WO 2004/089048. In the method of application publication 204/089048, the component is glued to the surface of the conductor layer and, after the gluing of the component an insulating-material layer, which surrounds the component attached to the conductor layer, is formed on, or attached to the surface of the conductor layer. After the gluing of the component, vias are also made, through which electrical contacts can be made between the conductor layer and the component. After this, conductor patterns are formed from the conductor layer, to the surface of which the component was glued.
Attaching the component to a conductor pattern instead of to a unified conductor foil achieves the advantage that the conductor pattern can be first of all examined by an optical method prior to the attachment of components to the circuit-board blank. If the circuit boards or module being manufactured contain expensive components, cost advantages can be obtained using this conductor-pattern beforehand examination, because a faulty conductor pattern can be made good or removed from the process in an earlier stage. In the opposite procedure, components attached to the conductor foil and already embedded in the circuit-board blank will be lost if the patterning of the conductor foil fails.
The invention is intended to create a new method for the manufacture of a circuit-board structure.
According to the first aspect of the invention, a conductor pattern, as well as contact openings for making vias, is made in the circuit-board blank. After this, an insulating-material layer is made on the surface of the conductor layer. At the points indicated by the contact openings in the insulating-material layer, holes are made, which extend to a second conductor structure inside the insulating-material layer or on the opposite surface thereof. After this, a conducting material is brought to the holes in order to make electrical contacts between the conductor pattern and the second conductor structure. The second conductor structure can be, for example, a conductor pattern, or a contact area or contact bump of the component.
According to the second aspect of the invention, a conductor pattern, as well as contact openings for making vias, is made on the circuit-board blank. After this, an insulating-material layer is made on the surface of the conductor layer and a conductor layer or conductor-pattern layer on the surface of it. Holes, which extend through the insulator layer to the conductor layer or the conductor-pattern layer, are made in the insulating-material layer at the points indicated by the contact openings. After this, a conductor material is introduced to the holes, in order to form electrical contacts between the conductors on the opposite surfaces of the insulating-material layer.
According to the third aspect of the invention, a conductor pattern, in which contact openings are made at the locations of the contact areas of the components to be attached, is made in a circuit-board blank. The components are attached to the conductor pattern and electrical contacts are formed between the contact areas of the component and the conductor pattern, through the contact openings made in the conductor pattern.
In one embodiment, a conductor pattern is first made, and after this contact openings in the conductor pattern. After the manufacture of the contact openings, the component is aligned relative to the conductor pattern, in such a way that the contact areas or contact bumps of the component lie opposite to the contact openings.
In a second embodiment, both the conductor pattern and the contact openings made in it are made simultaneously. After the manufacture of the conductor pattern, the component is aligned relative to the conductor pattern, in such a way that the contact areas or contact bumps of the component lie opposite to the contact openings.
In a third embodiment, the conductor pattern is first made and after the manufacture of the conductor pattern the component is aligned relative to the conductor pattern and attached in place. After the attachment of the component, contact openings are made in the conductor pattern, in such a way that the contact areas or contact bumps of the component lie opposite to the contact openings.
According to a fourth aspect of the invention, a circuit-board structure is presented, which has been manufactured using a method according to the first, second, or third aspect of the invention.
According to a fifth aspect of the invention, a circuit-board structure is presented, which comprises a conductor in the conductor-pattern layer, as well as a via connected to the conductor, which via connects the conductor to a second conductor-pattern layer or to a component, in such a way that the diameter of the via is essentially as large as, or larger than the width of the conductor.
Each of the aforementioned aspects of the invention has, in addition, several different embodiments, which are described in greater detail in the following description of embodiments.
With the aid of some aspects and embodiments of the invention, a manufacturing method, for example, is created, which will permit the conductor pattern to be examined before components are attached to the circuit-board blank.
In addition, with the aid of some aspects and embodiments of the invention, a manufacturing method is created, which will permit electrical contacts to be made using the via method. In embodiments, in which a via is connected to a component, this will achieve the advantage, for example, that the surface of the contact areas (such as contact bumps) of components can be cleaned prior to the formation of an electrical contact. The via method also permits contacts to be made with the aid of a chemical or electrochemical growing method, in which case it will be possible to achieve excellent electrical properties for the contact between the conductor pattern and the component. In connection with the via method, it is also possible to use other surfacing methods.
For example, sputtering, vaporization, chemical or electrochemical surfacing, or some other suitable surfacing method or combination of surfacing methods can be used as the surfacing method.
According to some embodiments, the alignment of the vias can also be examined prior to attaching the components, or continuing the circuit-board-structure manufacturing process.
In embodiments, in which the contact openings are manufactured using a self-aligning method, the vias will automatically come to the correct location, at least relative to the conductor-pattern layer in which the contact openings are made.
In the following, the invention is examined with the aid of examples and with reference to the accompanying drawings.
In the first example, manufacture is started according to
After this, resist layers 2, typically photo-resist layers, are spread on both surfaces of the support layer 1. This stage is shown in
Manufacture is continued by growing electrolytically a conductor material, typically copper, in the areas from which the photo-resist has been removed. The desired conductor pattern 3, which is shown in
The conductor patterns 3 can also be made using some other method than that described. Suitable methods are, for example, the combined manufacture and patterning of the conductor layer, for example, by etching or laser ablation.
After making the conductor patterns 3, the resist layers 2 are removed.
The contact openings 4 can be drilled from the direction of the conductor pattern 3 or of the support layer 1. If the contact openings 4 are drilled from the direction of the conductor pattern 3, the openings drilled need not necessarily extend entirely through the support layer 1. In such an embodiment, the contact openings 4 are opened later, when the support layer 1 is removed. The contact openings 4 can also be opened in such a way that the material layer formed by the conductor pattern 3 and the support layer 1 is thinned by etching, from the direction of the support layer 1. The conductor layer 3 and the support layer 1 can also be formed from a single material layer. In that case, the part of the material layer corresponding to the support layer 1 is removed and the contact openings 4 are opened. The contact opening 4 is thus intended to extend through the entire conductor pattern 3. Drilling can be implemented, for example, mechanically, or with the aid of a laser. It is also possible to make the contact openings 4, for example, with the aid of plasma etching.
Contact openings 4 can also be designed in the resist mask, in which case the openings 4 will be created in the conductor pattern 3 in connection with it manufacture and will open when the support layer 1 is removed.
It is also possible to proceed in such a way that the contact openings 4 are made only after the gluing of the component 6. In that case, the component can be aligned in place with the aid of the conductor pattern 3 and the contact openings 4 also made aligned relative to the conductor pattern. In this way, the contact areas or contact bumps of the component too will be aligned relative to the contact openings 4. In such an embodiment, the contact openings 4 are made on the surface of the conductor pattern 3 opposite to the surface of the conductor pattern 3, from the direction of which the component 6 will be glued. With reference to
The components 6 are attached to the surface of the conductor pattern 3 with the aid of adhesive. For gluing, an adhesive layer 5 is spread on the attachment surface of the conductor pattern 3 or the attachment surface of the component 6, or on both attachment surfaces. The adhesive 5 can also be spread in stages and in layers. After this, the components 6 can be aligned in the positions planned for the components 6, with the aid of alignment marks.
The term attachment surface of the component 6 refers to that surface of the component 6 that will face the conductor pattern 3. The attachment surface of the component 6 comprises contact areas, by means of which an electrical contact can be formed to the component. The contact areas can be, for example, flat areas on the surface of the component 6, or more usually contact protrusions, such as contact bumps, protruding from the surface of the component 6. There are generally at least two contact areas or protrusions in the component 6. In complex microcircuits, there can be very many contact areas.
In many embodiments, it is preferable to spread adhesive so liberally on the attachment surface or attachment surfaces that the adhesive fills the entire space remaining between the components 6 and the conductor pattern 3 and the support layer 1. There will then be no need for a separate filler agent. Filling the space remaining between the components 6 and the conductor pattern 3 and the support layer 1 reinforces the mechanical connection between the component 6 and the conductor pattern 3, thus achieving a mechanically more durable construction. A comprehensive and unbroken adhesive layer also support the conductor pattern 3 and protects the structure in later process stages. During gluing, the adhesive generally also finds its way in the contact openings 4.
The term adhesive refers to a material, by means of which components can be attached to the conductor pattern 3 and the support layer 1. One property of an adhesive is that it can be spread on the surface of the conductor pattern 3, the support layer 1, and/or the component in a liquid form, or in a form that otherwise conforms to the surface shapes, for example, in the form of a film. A second property of the adhesive is that, after spreading, the adhesive hardens, or can be hardened at least partly, in such a way that the adhesive is able to hold the component in place (relative to the conductor pattern 3) at least until the component is attached to the structure in some other way. A third property of the adhesive is its adhesive capacity, i.e. its ability to hold onto the surface being glued.
The term gluing refers to attaching a component and the conductor layer 3 or the support layer to each other with the aid of an adhesive. Thus, in gluing the adhesive is introduced between the component and the conductor layer 3 and/or the support layer 1 and the component is placed in a suitable position relative to the conductor pattern 3, in which the adhesive is in contact with the component and the conductor pattern 3 and/or the support layer 1, and at least partly fills the space between the component and the circuit-board blank. After this, the adhesive is allowed to harden (at least partly), or the adhesive is actively hardened (at least partly), so that the component is attached with the aid of the adhesive to the circuit-board blank. In some embodiments, the contact areas of the component may protrude through the adhesive layer during gluing, to come into contact with the conductor layer 3.
The adhesive used in the embodiments is, for example, a thermally cured epoxy. The adhesive is selected in such a way that the adhesive used will have sufficient adhesion to the circuit-board blank and the component. One preferable property of the adhesive is a suitable coefficient of thermal expansion, so that the thermal expansion of the adhesive will not differ too greatly from the thermal expansion of the surrounding material during the process. The adhesive selected should also preferably have short hardening time, preferably of a few seconds at most. Within this time the adhesive should harden at least partly so that the adhesive will be able to hold the component in place. The final hardening can take clearly more time and the final hardening can even be planned to take place in connection with later process stages. The electrical conductivity of the adhesive is preferably of the same order as the electrical conductivity of the insulating material.
The component 6 being attached can be, for example, an integrated circuit, such as a memory chip, a processor, or an ASIC. The component being attached can also be, for example, an MEMS, LED, or a passive component. The component being attached can be cased or uncased and can comprise contact bumps in its contact areas or be without bumps. On the surface of the contact areas of the component there can also be a conductor surfacing that is thinner than the contact bumps. Thus, the outer surface of the contact areas of the component can be at the level of the outer surface of the component, on the bottom of recesses in the surface of the component, or on the surface of protrusions protruding from the surface of the component.
After the gluing of the components 6, an insulating layer 10 is made, which surrounds the components 6 and supports the conductor patterns 3. In the example of
The insulating-material sheets 8 and 9 put on top of the circuit-board blank are pressed with the aid of heat and pressure to become a unified insulating layer 10.
In an embodiment, in which the support layer 1 and the conductor patterns 3 are of the same material, for example, copper, and the support layer 1 is removed by etching, the boundary surface of the conductor patterns 3 on the support-layer 1 side can be manufactured more precisely, if a suitable intermediate layer, which will not dissolve in the etching agent used, or dissolves in it only extremely slowly, is used between the conductor patterns 3 and the support layer 1. In that case, the etching will stop at the intermediate layer and the surface of the conductor patterns 3 can be defined precisely. Such an intermediate layer can be made, for example, from some second metal. The intermediate layer can be made, for example, on the entire surface of the support layer 1 before the manufacture of the conductor patterns 3 and removed after the removal of the support layer 1, for example, chemically using some second etching agent. It is also possible to made the intermediate layer in connection with the growing of the conductor patterns 3, in such a way that first of all the material of the intermediate layer is grown on top of the support layer 1 and the actual conductor patterns 3 are grown on top of the material of the intermediate layer. In such an embodiment, the intermediate layer is thus manufactured only at the locations of the conductor patterns, thus saving material of the intermediate layer.
Next, vias are made in the circuit-board blank, with the aid of which electrical contacts can be formed between the contact areas 7 of the components 6 and the conductor patterns 3. For the manufacture of the vias, the contact openings 4 are cleaned of adhesive and other material that may have been pushed into them. In connection with the cleaning of the contact openings 4, it is possible to also clean the contact areas 7 of the components 6, in which case the conditions for the creation of a high-quality electrical contact will improve further. The cleaning can be performed, for example, using a plasma technique, chemically, or with the aid of a laser.
After cleaning it is also possible to check the success of the alignment of the component 6, as the contact areas 7 of a correctly aligned component will appear through the contact openings 4, when viewed from the direction of the conductor pattern. Of course, the examination can be made in many other stages too.
After this, conductor material is introduced to the contact openings 4, in such a way that an electrical contact is created between the component 6 and the conductor pattern 3. The conductor material can be manufactured, for example, by filling the contact openings with an electrically conductive paste. The conductor material can also be manufactured using some of the many growing method known in the circuit-board industry. High-quality electrical contacts can be made, for example, by forming a metallurgical connection by growing the conductor material chemically or by an electrochemical method. One good alternative is to grow a thin layer by a chemical method and continue the growing using a cheaper electrochemical method. In addition to these methods, it is of course possible to use some other method, which is advantageous in terms of the final result.
In the example of the series of figures, the contact openings 4, the contact areas 7, the conductor patterns 3, and the bare surface remaining between the conductor patterns 3 of the insulating layer 10 are first of all surfaced with a thin conductor layer and then the thickness of the conductor layer is increased electrolytically until the contact openings 4 have been filled with conductor material.
The conductor layer 12 is patterned to form conductor patterns 13, for example, by etching. This intermediate stage is shown in
After the manufacture of the contact openings 14, adhesive 15 is spread on the circuit-board blank in the same way as described above in connection with the adhesive 5.
Next, electrical contacts are created to the components 16. This too can be made in the manner described above, for example, by filling the contact openings with a conductive paste. This will achieve the advantage of a short and simple manufacturing process. In this example, the conductive material is, however grown by making a thin surfacing and increasing the thickness of the conductive material by electrolytic growing, in such a way that the contact openings 14 are filled. At the same time, a third conductor layer 20 is grown on the circuit-board blank, and also comes into electrical contact with the components 16.
Next, the conductor layers 17 and 20 can be patterned, for example, by etching, thus making conductor patterns in the conductor layers 17 and 20.
The conductor layers 22 and 23 are patterned to create conductor patterns 24 and 25. At the same time, it is also possible to manufacture an installation opening in the conductor pattern 24 or 25 for each component 26 to be placed in the structure and correspondingly design conductors in the conductor pattern 24 or 25 for connection to the contact areas of the component 26. The other areas of the conductor patterns 24 and 25 can be designed according to the other wiring requirements of the structure.
Next, both surfaces of the circuit-board blank are surfaces with an insulating-material layer 27. The insulating-material layers 27 can be manufactured, for example, by laminating pre-hardened insulating-material sheets onto the surfaces of the circuit-board blank.
Next, suitably sized and shaped recesses 28 are made in the circuit-board blank for the components 26 to be embedded in the structure. The recesses 28 can be made appropriately, for example, by using some known method used in circuit-board manufacture. The recesses 28 can be made, for example, using the CO2-laser-ablation method, chemically by etching, or mechanically by milling. Thus, it is possible to also make recesses 28 from the directions of both surfaces, in embodiments in which it is wished to place some of the components 26 facing the conductor pattern 24 and some of them facing the conductor pattern 25. In the example, the recesses 28 are made in such a way that they penetrate the second insulating-material layer 27 and most of the insulating-material layer 21, but do not extend, however, quite as far as the conductor pattern 25. This can be implemented, for example, by using in the manufacture of the recess 28 a method that permits precise depth control. A second alternative is to manufacture the insulating-material layer 21 in layers, in such a way that the part to be removed and the part to be retained differ suitably in their properties. Thus, the recess 28 can be made to a suitable depth thanks to this difference, for example, in such a way that the manufacturing method of the recess 28 is selective in terms of this difference and the recess 28 stops itself at the boundary layer contained in the insulating-material layer 21.
One further possibility is to make the recess as far as the conductor pattern 25 and to continue manufacture on the bare surface of the conductor pattern 25. Yet another possibility is to make the recess as far as the conductor pattern 25 and manufacture a thin insulating layer, which covers the conductor pattern 25, on the bottom of the recess.
Next, contact openings 29 are made in the circuit-board blank at the locations of the contact areas of the components 26. The manufacture of the contact openings 29 is performed in the same way as that of the contact openings 4 described above.
After the manufacture of the contact openings 29, adhesive 30 is spread on the circuit-board blank in the same way as described in connection with the adhesive 5.
In this example, manufacture is started from a support layer 101 according to
After this, conductive material 103, typically copper, is grown electrolytically in the openings opened in the photo-resist 102. This stage corresponds to the stage described in connection with
After the manufacture of the conductor patterns 103, the resist layers 102 are removed.
Next, an insulating layer 110 and a conductor layer 107 on top of it can be made on top of the conductor patterns 103. This can be done, for example, by laminating the layers onto the surface of the circuit-board blank, as shown in
Next, vias are made in the circuit-board blank, with the aid of which electrical contacts can be created between the conductor patterns 103 and the conductor layer 107. For the manufacture of the vias, the insulating material 110 is removed from the locations of the contact openings 104. Cleaning can be performed, for example, using a plasma technique, chemically, or with the aid of a laser.
After this, conductive material is introduced to the contact openings 104 and the vias, in such a way that an electrical contact is formed between the conductor patterns 103 and the conductor layer 107. The conductive material can be made, for example, by filling the contact openings with an electrically conductive paste. The conductive material can also be made using one of the many growing methods known in the circuit-board industry. High-quality electrical contacts can be made, for example, by forming a metallurgical connection by growing the conductive material by a chemical or electrochemical method. One good alternative is the growing of a thin layer using a chemical method and continuing the growing using cheaper electrochemical method. In addition to these methods, it is, of course, possible to use some other method that is advantageous in terms of the end result.
In the example of the series of figures, the bare surface remaining between the contact openings 104, the via holes, the conductor patterns 103, and the conductor patterns 103 of the insulating layer 110 is first of all surfaced with a thin conductor layer and then the thickness of the conductor layer is increased electrolytically until the contact openings 104 and the via holes are filled with conductive material.
After this, the circuit-board blank is etched to remove excess conductive material. In addition, the conductor layer 107 is patterned to form a conductor pattern 117, using some suitable patterning method. The patterning of the conductor layer 107 can be made prior to the thinning etching, simultaneously with it, or after the thinning etching.
In one variation of the method according to the fourth example shown by
The methods according to the fourth example shown by
The methods according to the example shown in
The previous examples, in which the component is located inside the insulating layer, can also be similarly modified. In these examples, it is possible to make vias through the insulating layer surrounding the insulating layer using a method corresponding to that by which contact is made to the component.
The methods according to the examples described above have numerous variations while the methods depicted by the examples can also be combined with each other. The variations can relate to individual process stages, or to the mutual sequence of the process stages.
Many features, which are not apparent from the previous examples, can also be made in the circuit-board structure. In addition to the vias participating in the creation of electrical contacts, it is possible, for example, to manufacture thermal vias, which are intended to make more efficient the conducting of heat away from the components 6, 16, or 26. The increase in the thermal conductivity is based on the fact that the thermal conductivity of a thermal via is greater than that on the surrounding insulating material. Because electrical conductors are typically also good thermal conductors, the thermal vias can usually be made using the same technique and even in the same process stage as the electrical contacts to the components 6, 16, and 26.
An electrical contact and a thermal contact (thermal via) usually differ in that the thermal contact does not form an electrical contact with the component 6, 16, or 26. For example, the thermal contact can come into contact with the component at a point at which the surface of the component is protected by an insulating protector layer. A gap, which can be, for example, 1-15 micrometres, can also be left between the surface of the thermal contact and that of the component. Thermal conductivity can be further improved by manufacturing thermal bumps on the surface of the component, which are intended to conduct heat away from the component. In that case, the thermal bumps of the component and the thermal vias of the circuit-board structure can, in the finished structure, come into mechanical contact with each other, so that the thermal contact and electrical contact will correspond very closely to each other in terms of mechanical and manufacturing-technique properties.
Generally, the number, cross-sectional area, and locations of the thermal vias or thermal contacts are selected according to the thermal transmission requirement and by taking account of the fact that the thermal conductors will not cause unreasonable interference with the electrical operation of the component. However, it is preferable to locate the thermal vias at the position of the component, or immediately adjacent to it.
In some embodiments, the thermal contacts can also be used to form electrical contacts with the component. Particularly the ground contact of the component can be naturally applied to this purpose. In that case, the ground contact of the component is made to have a considerably greater cross-sectional area than normal, or the ground contact is made from several separate ground contacts, the combined cross-sectional area of which is considerably greater than that of a conventional ground contact.
On the basis of the above, it is obvious that, with the aid of the methods described above, it is possible to make electrical contacts to both of the main surfaces of the component, i.e. to the primary contact surface and to the rear surface opposite to it.
It is also preferable to make in the circuit-board structure conductor patterns for conducting heat, corresponding to the electrical conductor patterns. Thermal contacts are made on the surface of such thermal conductors, so that the thermal contacts conduct thermal energy from the component to the thermal conductors, which conduct thermal energy in the lateral direction of the circuit-board structure away from the vicinity of the component. These lateral thermal conductors can further be combined with vertical thermal conductors, with the aid of which the thermal effect can be conducted from the innermost layers to the outer surface of the electronic module or other circuit-board structure. The thermal conductors extending to the surface can, in turn, be connected to a suitable heat sink, in which case the cooling of the component will be made even more efficient.
When using a manufacturing method, in which the contact openings 4, 14, 29, 104 are aligned and made after the manufacture of the conductor pattern, the sensitivity of the method to alignment errors can be reduced by dimensioning the diameter of the contact openings 4, 14, 29, 104 to be greater than the width of the conductors of the conductor pattern. This interesting embodiment is described in greater detail in the following, with the aid of
The effect of the diameter of the contact opening 4, 14, 29, 104 on the alignment tolerance is shown in greater detail in
On the basis of the above examples, it is obvious that the method can also be used in the manufacture of many different kinds of three-dimensional circuit structures. The method can be used, for example, in such a way that several semiconductor chips are place on top of each other, thus creating a packet containing several semiconductor chips, in which the semiconductor chips are connected to each other to form a functional totality. Such a packet can be referred to as a three-dimensional-multichip module. In such a module, the semiconductor chips can be selected freely and the contacts between the different semiconductor chips can be easily made according to the selected semiconductor chips.
The examples of the figures depict some possible processes, with the aid of which our invention can be exploited. However, our invention is not restricted to only the processes described above, but instead the invention covers various other processes too and their end products, within the full scope of the Claims and taking equivalence interpretation into account. The invention is also not restricted to only the structures and methods described by the examples, but instead it will be obvious to one versed in the art that various applications of our invention can be used to manufacture very many different kinds of electronic modules and circuit boards, which may even differ greatly from the examples presented. Thus the components and circuits of the figures are presented only with the intention of illustrating the manufacturing process. Many alterations can be made to the processes of the examples described above, while nevertheless not deviating from the basic idea according to the invention. The alterations can relate, for example, to the manufacturing techniques depicted in the various stages, or to the mutual sequence of the process stages.
With the aid of the method, it is also possible to manufacture component packets for attachment to a circuit board. Such packets can also contain several components, which are connected electrically to each other.
The method can also be used to manufacture entire electrical modules. The module can also be a circuit board, to the outer surface of which components can be attached, in the same way as to a conventional circuit board. The module can comprise several layers while one or more of these layers can comprise semiconductor components located inside the layer.
Number | Date | Country | Kind |
---|---|---|---|
20050645 | Jun 2005 | FI | national |
Filing Document | Filing Date | Country | Kind | 371c Date |
---|---|---|---|---|
PCT/FI2006/000208 | 6/15/2006 | WO | 00 | 4/28/2008 |
Publishing Document | Publishing Date | Country | Kind |
---|---|---|---|
WO2006/134217 | 12/21/2006 | WO | A |
Number | Name | Date | Kind |
---|---|---|---|
4246595 | Noyori et al. | Jan 1981 | A |
4731645 | Parmentier et al. | Mar 1988 | A |
4993148 | Adachi et al. | Feb 1991 | A |
5042145 | Boucquet | Aug 1991 | A |
5048179 | Shindo et al. | Sep 1991 | A |
5081562 | Adachi et al. | Jan 1992 | A |
5216806 | Lam | Jun 1993 | A |
5227338 | Kryzaniwsky | Jul 1993 | A |
5248852 | Kumagai | Sep 1993 | A |
5306670 | Mowatt et al. | Apr 1994 | A |
5353195 | Fillion et al. | Oct 1994 | A |
5355102 | Komrumpf et al. | Oct 1994 | A |
5407864 | Kim | Apr 1995 | A |
5497033 | Fillion et al. | Mar 1996 | A |
5510580 | Shirai et al. | Apr 1996 | A |
5552633 | Sharma | Sep 1996 | A |
5633204 | Tago et al. | May 1997 | A |
5637919 | Grabbe | Jun 1997 | A |
5654220 | Leedy | Aug 1997 | A |
5838545 | Clocher et al. | Nov 1998 | A |
5840593 | Leedy | Nov 1998 | A |
5870289 | Tokuda et al. | Feb 1999 | A |
5882957 | Lin | Mar 1999 | A |
5936847 | Kazle | Aug 1999 | A |
5985693 | Leedy | Nov 1999 | A |
6037665 | Miyazaki | Mar 2000 | A |
6038133 | Naktani et al. | Mar 2000 | A |
6084781 | Klein | Jul 2000 | A |
6154366 | Ma et al. | Nov 2000 | A |
6232666 | Corisis et al. | May 2001 | B1 |
6242282 | Fillion et al. | Jun 2001 | B1 |
6271469 | Ma et al. | Aug 2001 | B1 |
6284564 | Balch et al. | Sep 2001 | B1 |
6292366 | Platt | Sep 2001 | B1 |
6396148 | Eichelberger et al. | May 2002 | B1 |
6402970 | Lin | Jun 2002 | B1 |
6475877 | Saia et al. | Nov 2002 | B1 |
6489685 | Asahi et al. | Dec 2002 | B2 |
6537848 | Camenforte et al. | Mar 2003 | B2 |
6538210 | Sugaya et al. | Mar 2003 | B2 |
6551861 | Lin | Apr 2003 | B1 |
6562660 | Sakamoto et al. | May 2003 | B1 |
6576493 | Lin | Jun 2003 | B1 |
6607943 | Kinsman | Aug 2003 | B1 |
6701614 | Ding et al. | Mar 2004 | B2 |
6710458 | Seko | Mar 2004 | B2 |
6713859 | Ma | Mar 2004 | B1 |
6783077 | Fannasch | Aug 2004 | B1 |
6790712 | Bai | Sep 2004 | B2 |
6806428 | Kimura et al. | Oct 2004 | B1 |
6876072 | Wang et al. | Apr 2005 | B1 |
6979596 | Corisis et al. | Dec 2005 | B2 |
6991966 | Tuominen | Jan 2006 | B2 |
7183658 | Towle et al. | Feb 2007 | B2 |
7294529 | Tuominen | Nov 2007 | B2 |
7358445 | Mohri et al. | Apr 2008 | B1 |
7663215 | Tuominen et al. | Feb 2010 | B2 |
7673387 | Tuominen et al. | Mar 2010 | B2 |
7696005 | Iihola et al. | Apr 2010 | B2 |
20020017711 | Kwon et al. | Feb 2002 | A1 |
20020053465 | Kawakita et al. | May 2002 | A1 |
20020117743 | Nakatani et al. | Aug 2002 | A1 |
20020133943 | Sakamoto et al. | Sep 2002 | A1 |
20020185303 | Takeuchi et al. | Dec 2002 | A1 |
20030067074 | Kinsman | Apr 2003 | A1 |
20030068877 | Kinsman | Apr 2003 | A1 |
20030100142 | Shin et al. | May 2003 | A1 |
20030137045 | Sugaya et al. | Jul 2003 | A1 |
20030159852 | Nakamura | Aug 2003 | A1 |
20030209796 | Kondo et al. | Nov 2003 | A1 |
20040097086 | Igarashi et al. | May 2004 | A1 |
20040266067 | Bai | Dec 2004 | A1 |
20050000729 | Iljima et al. | Jan 2005 | A1 |
20050001331 | Kojima et al. | Jan 2005 | A1 |
20050285244 | Chen | Dec 2005 | A1 |
20060105500 | Chang | May 2006 | A1 |
20060124345 | Asami et al. | Jun 2006 | A1 |
20060163740 | Ohno et al. | Jul 2006 | A1 |
20070166886 | Iihola et al. | Jul 2007 | A1 |
20070267136 | Tuominen et al. | Nov 2007 | A1 |
20080202801 | Tuominen et al. | Aug 2008 | A1 |
20100202115 | Tuominen et al. | Aug 2010 | A1 |
Number | Date | Country |
---|---|---|
0774888 | May 1997 | EP |
1111662 | Jun 2001 | EP |
1156525 | Nov 2001 | EP |
1542519 | Jun 2005 | EP |
2342995 | May 2000 | GB |
04283987 | Oct 1992 | JP |
9139567 | May 1997 | JP |
2757748 | May 1998 | JP |
11103165 | Apr 1999 | JP |
2000311229 | Nov 2000 | JP |
2000349437 | Dec 2000 | JP |
2001053447 | Feb 2001 | JP |
2001274034 | Oct 2001 | JP |
2001345560 | Dec 2001 | JP |
2002016327 | Jan 2002 | JP |
2002158307 | May 2002 | JP |
2002271033 | Sep 2002 | JP |
200337205 | Feb 2003 | JP |
2003188314 | Jul 2003 | JP |
2004146634 | May 2004 | JP |
WO03065778 | Aug 2003 | WO |
WO03065779 | Aug 2003 | WO |
WO2004077902 | Sep 2004 | WO |
WO2004077903 | Sep 2004 | WO |
WO2004089048 | Oct 2004 | WO |
WO2005020651 | Mar 2005 | WO |
WO2005027602 | Mar 2005 | WO |
Number | Date | Country | |
---|---|---|---|
20080196930 A1 | Aug 2008 | US |