The present disclosure relates generally to the field of semiconductor and, more particularly, to package systems including passive electrical components.
Portable devices, such as mobile phones, laptops, etc., are widely used, and are equipped with various functionalities. For example, mobile phones are used to place telephone calls, take photographs, access the Internet, send and receive email, check stock quotes and sports scores, as well as operate as a personal digital assistant (or PDA) and/or MP3 player.
The present disclosure is understood from the following detailed description when read with the accompanying figures. It is noted that, in accordance with the standard practice in the industry, various features are not drawn to scale and are used for illustration purposes only. In fact, the numbers and dimensions of the various features may be arbitrarily increased or reduced for clarity of discussion.
Portable devices usually are powered by small batteries so as to be carried easily and lightly. The batteries are configured to provide a voltage level of around, e.g., 3.6 V, depending on the type of the portable device. To supply power to integrated circuits in the portable device, the battery voltage is regulated down to a small voltage, e.g., 1 V. In some techniques, a DC/DC converter which includes inductors is adopted to regulate the battery voltage.
A DC/DC converter that is known to the applicants includes a plurality of discrete inductors. To regulate the battery voltage, the inductors are bonded on a printed circuit board (PCB). The inductors are wired bonded with the PCB to electrically communicate with other circuitries that are also bonded on the PCB. Applicants found that the discrete inductors are expensive. Additionally, the discrete inductors are disposed on a certain area of the PCB, leaving large footprints on the PCB. Applicants also found that due to the wire bonding, the efficiency of the DC/DC converter may not reach a desired level.
It is understood that the following disclosure provides many different embodiments, or examples, for implementing different features of the disclosure. Specific examples of components and arrangements are described below to simplify the present disclosure. These are, of course, merely examples and are not intended to be limiting. In addition, the present disclosure may repeat reference numerals and/or letters in the various examples. This repetition is for the purpose of simplicity and clarity and does not in itself dictate a relationship between the various embodiments and/or configurations discussed. Moreover, the formation of a feature on, connected to, and/or coupled to another feature in the present disclosure that follows may include embodiments in which the features are formed in direct contact, and may also include embodiments in which additional features may be formed interposing the features, such that the features may not be in direct contact. In addition, spatially relative terms, for example, “lower,” “upper,” “horizontal,” “vertical,” “above,” “below,” “up,” “down,” “top,” “bottom,” etc. as well as derivatives thereof (e.g., “horizontally,” “downwardly,” “upwardly,” etc.) are used for ease of the present disclosure of one features relationship to another feature. The spatially relative terms are intended to cover different orientations of the device including the features.
For example, the package system 100 includes a DC/DC converter. The active circuitry 120 includes one or more switches that are operable to electrically couple one or more of the passive electrical components 110 to each other.
In some embodiments, the capacitors C1-C17 each have a capacitance ranging from about 100 nanofarad (nF) to about 5 micro farad ( μF). By using one of the various DC/DC converters shown in
In some embodiments, the package system 100 includes an inductive switch regulator as shown in
In some embodiments, the substrate 101 is made of an elementary semiconductor including silicon or germanium in crystal, polycrystalline, or an amorphous structure; a compound semiconductor including silicon carbide, gallium arsenic, gallium phosphide, indium phosphide, indium arsenide, and indium antimonide; an alloy semiconductor including SiGe, GaAsP, AlInAs, AlGaAs, GaInAs, GaInP, and GaInAsP; any other suitable material; or combinations thereof. In one embodiment, the alloy semiconductor substrate has a gradient SiGe feature in which the Si and Ge composition change from one ratio at one location to another ratio at another location of the gradient SiGe feature. In another embodiment, the alloy SiGe is formed over a silicon substrate. In yet another embodiment, a SiGe substrate is strained. In some embodiments, the semiconductor substrate has a semiconductor on insulator structure, such as a silicon on insulator (SOI) structure. In some examples, the semiconductor substrate includes a doped epi layer or a buried layer. In other examples, the compound semiconductor substrate has a multilayer structure, or the substrate includes a multilayer compound semiconductor structure.
Referring to
In some embodiments, the dielectric layers include at least one material, such as silicon oxide, silicon nitride, silicon oxynitride, low dielectric constant (low-k) dielectric material, ultra low-k dielectric material, other dielectric materials, and/or any combinations thereof. The electrical connection structures include at least one structure, such as via plugs, contact plugs, damascene structures, dual damascene structures, metallic regions, metallic lines, metallic slats, other electrical connection structures, and/or any combinations thereof. In some embodiments, the via plugs, contact plugs, damascene structures, dual damascene structures, metallic regions, metallic lines, and metallic slats are made of at least one material, such as tungsten, aluminum, copper, titanium, tantalum, titanium nitride, tantalum nitride, nickel silicide, cobalt silicide, other proper conductive materials, and/or combinations thereof.
Referring again to
In some embodiments, the electrical pads 140a-140d are made of at least one material, such as copper (Cu), aluminum (Al), aluminum copper (AlCu), aluminum silicon copper (AlSiCu), tungsten, aluminum, copper, titanium, tantalum, titanium nitride, tantalum nitride, nickel silicide, cobalt silicide, other conductive materials, and/or any combinations thereof. In some embodiments, the electrical pads 140a-140d each include an under bump metallization (UBM) layer (not shown).
In some embodiments, the passivation structure 150 includes at least one dielectric layer and/or at least one polymer layer. The dielectric layer can include a material such as oxide, nitride, oxynitride, other dielectric materials, and/or any combinations thereof. The polymer layer can include a material such as thermoplastic, thermoset, elastomer, coordination polymer, other suitable polymers, and/or any combinations thereof. In some embodiments, the passivation structure 150 is a single layer structure. In other embodiments, the passivation structure 150 is a multi-layer structure.
Referring to
Referring again to
Referring to
As the passive electrical components 110a and 110b are disposed over the passivation structure 150 and electrically coupled with the active circuitry 120 through the electrical pads 140a-140d, the electrical communication speed between the passive electrical components 110a and 110b and the active circuitry 120 is increased. In some embodiments, the passive electrical components 110a and 110b are SMD capacitors which are cheaper than discrete inductors that were used and disposed on a PCB. In contrast, in accordance with one or more of the embodiments, the cost of manufacturing discrete inductors disposed on a PCB is expensive and the discrete inductors occupy a large area of the circuit board, which can minimize the space available to accommodate other circuitries or to reduce the size of the package system 100. The cost of manufacturing the package system 100 can be desirably reduced.
Referring to
Referring again to
In some embodiments, adhesive materials 171a and 171b are optionally disposed between the passive electrical component 110a and the passivation structure 150 and between the passive electrical component 110b and the passivation structure 150, respectively. The adhesive material 171a is disposed between and separated from the electrical pads 170a and 170b. The adhesive material 171b is disposed between and separated from the electrical pads 170c and 170d. In some embodiments, the adhesive materials 171a and 171b can include a material such as a thermosetting resin to facilitate connection between the passive electrical components 110a and 110b and the passivation structure 150.
It is noted that the configuration of the electrical connection structures 166a-166d, the electrical pads 170a-170d, the adhesive materials 171a and 171b, and/or the passive electrical components 110a and 110b described above in conjunction with FIG. 2B is merely exemplary. The scope of this application is not limited thereto. In some embodiments, the electrical connection structures 166a-166d continuously extend over a surface 150a of the passivation structure 150.
Referring to
In some embodiments, the top surface of the passive electrical component 110a is substantially leveled with the top surfaces of the electrical connection structures 175a and 175b. In other embodiments, the top surface of the passive electrical component 110a is higher or lower than the top surfaces of the electrical connection structures 175a and 175b.
It is noted that though the package system 100 of
One aspect of this description relates to a converter. The converter includes a plurality of active circuitry elements over a substrate. The converter further includes a passivation structure over the plurality of active circuitry elements, the passivation structure having at least one opening that is configured to expose at least one electrical pad of each active circuitry element of the plurality of active circuitry elements. The converter further includes a plurality of passive electrical components over the passivation structure, wherein each passive electrical component of the plurality of passive electrical components is selectively connectable with at least one other passive electrical component of the plurality of electrical components, and a first side of each passive electrical component of the plurality of electrical components is electrically coupled to an electrical pad of each of at least two active circuitry elements of the plurality of active circuitry elements. The converter further includes a plurality of electrical connection structures, wherein a first electrical connection structure of the plurality of electrical connection structures electrically couples an electrical pad of a first active circuitry element of the plurality of active circuitry elements to a corresponding passive electrical component of the plurality of passive electrical components, and the first electrical connection structure is completely within the passivation structure.
Another aspect of this description relates to a converter. The converter includes a plurality of active circuitry elements over a substrate. The converter further includes a passivation structure over the plurality of active circuitry elements, the passivation structure having at least one opening that is configured to expose at least one electrical pad of each active circuitry element of the plurality of active circuitry elements. The converter further includes a plurality of passive electrical components over the passivation structure, wherein each passive electrical component of the plurality of passive electrical components is selectively connectable with at least one other passive electrical component of the plurality of electrical components, and a first side of each passive electrical component of the plurality of electrical components is electrically coupled to an electrical pad of each of at least two active circuitry elements of the plurality of active circuitry elements. The converter further includes a plurality of electrical connection structures, wherein a first electrical connection structure of the plurality of electrical connection structures electrically couples an electrical pad of a first active circuitry element of the plurality of active circuitry elements to a first passive electrical component of the plurality of passive electrical components, a second electrical connection structure of the plurality of electrical connection structures electrically couples an electrical pad of a second active circuitry element of the plurality of active circuitry elements to the first passive electrical component, and the first passive electrical component is between the first electrical connection structure and the second electrical connection structure.
Still another aspect of this description relates to a converter. The converter includes a plurality of active circuitry elements over a substrate. The converter further includes a passivation structure over the plurality of active circuitry elements, the passivation structure having at least one opening that is configured to expose at least one electrical pad of each active circuitry element of the plurality of active circuitry elements. The converter further includes a plurality of passive electrical components over the passivation structure, wherein a first side of each passive electrical component of the plurality of electrical components is electrically coupled to an electrical pad of each of at least two active circuitry elements of the plurality of active circuitry elements. The converter further includes a plurality of electrical connection structures, wherein a first electrical connection structure of the plurality of electrical connection structures electrically couples an electrical pad of a first active circuitry element of the plurality of active circuitry elements to a first passive electrical component of the plurality of passive electrical components, a second electrical connection structure of the plurality of electrical connection structures electrically couples an electrical pad of a second active circuitry element of the plurality of active circuitry elements to the first passive electrical component, and the first electrical connection structure and the second electrical connection structure are both over the passivation structure.
The foregoing outlines features of several embodiments so that those skilled in the art may better understand the aspects of the present disclosure. Those skilled in the art should appreciate that they may readily use the present disclosure as a basis for designing or modifying other processes and structures for carrying out the same purposes and/or achieving the same advantages of the embodiments introduced herein. Those skilled in the art should also realize that such equivalent constructions do not depart from the spirit and scope of the present disclosure, and that they may make various changes, substitutions, and alterations herein without departing from the spirit and scope of the present disclosure.
The present application is a continuation of U.S. application Ser. No. 13/597,973, filed Aug. 29, 2012, which claims priority of U.S. Provisional Application No. 61/530,652, filed Sep. 2, 2011, which are incorporated herein by reference in their entireties.
Number | Name | Date | Kind |
---|---|---|---|
4811082 | Jacobs et al. | Mar 1989 | A |
4990462 | Sliwa, Jr. | Feb 1991 | A |
5075253 | Sliwa, Jr. | Dec 1991 | A |
5380681 | Hsu | Jan 1995 | A |
5481133 | Hsu | Jan 1996 | A |
6002177 | Gaynes et al. | Dec 1999 | A |
6187678 | Gaynes et al. | Feb 2001 | B1 |
6229216 | Ma et al. | May 2001 | B1 |
6236115 | Gaynes et al. | May 2001 | B1 |
6271059 | Bertin et al. | Aug 2001 | B1 |
6279815 | Correia et al. | Aug 2001 | B1 |
6355501 | Fung et al. | Mar 2002 | B1 |
6434016 | Zeng et al. | Aug 2002 | B2 |
6448661 | Kim et al. | Sep 2002 | B1 |
6461895 | Liang et al. | Oct 2002 | B1 |
6562653 | Ma et al. | May 2003 | B1 |
6570248 | Ahn et al. | May 2003 | B1 |
6600222 | Levardo | Jul 2003 | B1 |
6607938 | Kwon et al. | Aug 2003 | B2 |
6661085 | Kellar et al. | Dec 2003 | B2 |
6762076 | Kim et al. | Jul 2004 | B2 |
6790748 | Kim et al. | Sep 2004 | B2 |
6887769 | Kellar et al. | May 2005 | B2 |
6908565 | Kim et al. | Jun 2005 | B2 |
6908785 | Kim | Jun 2005 | B2 |
6924551 | Rumer et al. | Aug 2005 | B2 |
6943067 | Greenlaw | Sep 2005 | B2 |
6946384 | Kloster et al. | Sep 2005 | B2 |
6975016 | Kellar et al. | Dec 2005 | B2 |
7037804 | Kellar et al. | May 2006 | B2 |
7056807 | Kellar et al. | Jun 2006 | B2 |
7087538 | Staines et al. | Aug 2006 | B2 |
7151009 | Kim et al. | Dec 2006 | B2 |
7157787 | Kim et al. | Jan 2007 | B2 |
7215033 | Lee et al. | May 2007 | B2 |
7276799 | Lee et al. | Oct 2007 | B2 |
7279795 | Periaman et al. | Oct 2007 | B2 |
7307005 | Kobrinsky et al. | Dec 2007 | B2 |
7317256 | Williams et al. | Jan 2008 | B2 |
7320928 | Kloster et al. | Jan 2008 | B2 |
7345350 | Sinha | Mar 2008 | B2 |
7402442 | Condorelli et al. | Jul 2008 | B2 |
7402515 | Arana et al. | Jul 2008 | B2 |
7410884 | Ramanathan et al. | Aug 2008 | B2 |
7432592 | Shi et al. | Oct 2008 | B2 |
7494845 | Hwang et al. | Feb 2009 | B2 |
7528494 | Furukawa et al. | May 2009 | B2 |
7531890 | Kim | May 2009 | B2 |
7557597 | Anderson et al. | Jul 2009 | B2 |
7576435 | Chao | Aug 2009 | B2 |
7834450 | Kang | Nov 2010 | B2 |
20070076391 | Hsu | Apr 2007 | A1 |
20080047740 | Lien | Feb 2008 | A1 |
20110169163 | Liou et al. | Jul 2011 | A1 |
20120146209 | Hu et al. | Jun 2012 | A1 |
Number | Date | Country | |
---|---|---|---|
20170063236 A1 | Mar 2017 | US |
Number | Date | Country | |
---|---|---|---|
61530652 | Sep 2011 | US |
Number | Date | Country | |
---|---|---|---|
Parent | 13597973 | Aug 2012 | US |
Child | 15352914 | US |