Passive devices such as inductors, transformers, transmission lines, or the like are commonly used in Radio Frequency (RF) applications. The passive devices may be embedded in System-on-Chip (SoC) applications. The performance of the passive devices, such as the Q factors, however, is low due to the Eddy currents generated in the nearby silicon substrates. The passive devices may also be formed on glass substrates, or in the fan-out structures of device dies when the device dies are packaged. The results, however, are still not satisfactory.
For a more complete understanding of the embodiments, and the advantages thereof, reference is now made to the following descriptions taken in conjunction with the accompanying drawings, in which:
The making and using of the embodiments of the disclosure are discussed in detail below. It should be appreciated, however, that the embodiments provide many applicable inventive concepts that can be embodied in a wide variety of specific contexts. The specific embodiments discussed are illustrative, and do not limit the scope of the disclosure.
A Package-on-Package (PoP) structure with a passive device formed therein and the methods of forming the same are provided in accordance with various exemplary embodiments. The intermediate stages of forming the PoP structure are illustrated. The variations of the embodiments are discussed. Throughout the various views and illustrative embodiments, like reference numbers are used to designate like elements.
As shown in
In some exemplary embodiments, metal posts 26 (such as copper posts) are formed as a top portion of package component 24, and are electrically coupled to the devices in package component 24. In some embodiments, dielectric layer 27 is formed at the top surface of package component 24, with metal posts 26 having at least lower portions in dielectric layer 27. The top surface of dielectric layer 27 may be substantially level with the top ends of metal posts 26. Alternatively, metal posts 26 protrude above remaining portions of package component 24.
TAVs 28 may include stud bumps and bond wires attached to the stud bumps. TAVs 28 may be formed over adhesive layer 22, or formed elsewhere and placed over adhesive layer 22. In an exemplary process for forming one of TAVs 28, a wire bonding is performed to form a stud bump, then the wire is cut. A portion of the bond wire is left attached to the stud bump, and the leftover bond wire and the stud bump in combination form TAV 28. The material of TAVs 28 may include copper, aluminum, or the like. In the resulting structure in
Referring to
Next, referring to
Referring to
Referring to
As shown in
Referring to
The initial steps of these embodiments are essentially the same as shown in
As shown in
Arrows 70 in
In the embodiments, by forming vertical passive devices in PoP structures, the Q factors of the passive devices may be increased due to the fact that the vertical structures are suitable to enclose more space within the respective passive devices. Furthermore, the passive devices extend to opposite sides of polymer 40 (
In accordance with embodiments, a device includes a polymer. A device die is disposed in the polymer. A passive device includes three TAVs penetrating through the polymer, wherein the three TAVs are coupled in series. An RDL is underlying the polymer. The RDL electrically couples a first one of the three TAVs to a second one of the three TAVs.
In accordance with other embodiments, a device includes a device die, which includes a plurality of metal features at a first surface. A molding compound has the device die molded therein, wherein the molding compound has a top surface level with a second surface of the device die, and a bottom surface level with ends of the plurality of metal features. A passive device includes a coil, wherein the coil includes a plurality of TAVs penetrating through the molding compound. A plurality of RDLs is underlying the molding compound, wherein the plurality of RDLs and the plurality of TAVs are electrically coupled in series.
In accordance with yet other embodiments, a method includes placing a device die over a carrier, forming a plurality of TAVs over the carrier, and molding the device die and the plurality of TAVs in a polymer. The polymer is then thinned. After the step of thinning, ends of the TAVs are level with ends of conductive features of the device die, wherein the ends of the TAVs and the ends of the conductive features are exposed through a surface of the polymer. A plurality of RDLs is formed on a side of the polymer, wherein the plurality of RDLs is electrically coupled to the plurality of TAVs. The method further includes interconnecting the plurality of TAVs using a plurality of conductive lines to form a passive device. The plurality of conductive lines and the first plurality of RDLs are on opposite sides of the polymer. The passive device includes the plurality of TAVs and one of the RDLs. The plurality of conductive lines for interconnecting the plurality of TSVs may be formed on the polymer or located inside a package component.
Although the embodiments and their advantages have been described in detail, it should be understood that various changes, substitutions and alterations can be made herein without departing from the spirit and scope of the embodiments as defined by the appended claims. Moreover, the scope of the present application is not intended to be limited to the particular embodiments of the process, machine, manufacture, and composition of matter, means, methods and steps described in the specification. As one of ordinary skill in the art will readily appreciate from the disclosure, processes, machines, manufacture, compositions of matter, means, methods, or steps, presently existing or later to be developed, that perform substantially the same function or achieve substantially the same result as the corresponding embodiments described herein may be utilized according to the disclosure. Accordingly, the appended claims are intended to include within their scope such processes, machines, manufacture, compositions of matter, means, methods, or steps. In addition, each claim constitutes a separate embodiment, and the combination of various claims and embodiments are within the scope of the disclosure.
This application is a continuation of U.S. patent application Ser. No. 16/215,731, entitled “Passive Devices in Package-on-Package Structures and Methods for Forming the Same”, filed Dec. 11, 2018, which application is a continuation of U.S. patent application Ser. No. 15/133,326, entitled “Passive Devices in Package-on-Package Structures and Methods for Forming the Same”, filed on Apr. 20, 2016, now patent Ser. No. 10/157,829, issued Dec. 18, 2018, which is a divisional of U.S. patent application Ser. No. 13/623,441, entitled “Passive Devices in Package-on-Package Structures and Methods for Forming the Same”, filed on Sep. 20, 2012, now U.S. Pat. No. 9,343,442, issued May 17, 2016, which applications are incorporated herein by reference.
Number | Name | Date | Kind |
---|---|---|---|
3988764 | Cline et al. | Oct 1976 | A |
4447400 | Stephan et al. | May 1984 | A |
5998292 | Black et al. | Dec 1999 | A |
6031284 | Song | Feb 2000 | A |
6240622 | Ahn et al. | Jun 2001 | B1 |
6531945 | Ahn et al. | Mar 2003 | B1 |
6599778 | Pogge et al. | Jul 2003 | B2 |
6800930 | Jackson et al. | Oct 2004 | B2 |
6992557 | Aoyagi | Jan 2006 | B2 |
7045899 | Yamane et al. | May 2006 | B2 |
7049170 | Savastiouk et al. | May 2006 | B2 |
7060601 | Savastiouk et al. | Jun 2006 | B2 |
7196607 | Pleskach et al. | Mar 2007 | B2 |
7417525 | Lee et al. | Aug 2008 | B2 |
8252655 | Bai et al. | Aug 2012 | B2 |
8343810 | Oh et al. | Jan 2013 | B2 |
8344478 | Ellul et al. | Jan 2013 | B2 |
8471393 | Meyer et al. | Jun 2013 | B2 |
8742539 | Weyers et al. | Jun 2014 | B2 |
9406738 | Kireev et al. | Aug 2016 | B2 |
20020097129 | Johnson | Jul 2002 | A1 |
20030141529 | Seto et al. | Jul 2003 | A1 |
20040033654 | Kamagata | Feb 2004 | A1 |
20060263727 | Lee | Nov 2006 | A1 |
20060291029 | Lin et al. | Dec 2006 | A1 |
20060292851 | Lin et al. | Dec 2006 | A1 |
20080135977 | Meyer et al. | Jun 2008 | A1 |
20080166836 | Jobetto | Jul 2008 | A1 |
20080246126 | Bowles | Oct 2008 | A1 |
20090140394 | Bathan et al. | Jun 2009 | A1 |
20100289126 | Pagaila et al. | Nov 2010 | A1 |
20110036912 | Guo | Feb 2011 | A1 |
20110073987 | Mackh | Mar 2011 | A1 |
20140076617 | Chen et al. | Mar 2014 | A1 |
20140225700 | Doyle et al. | Aug 2014 | A1 |
20140252595 | Yen et al. | Sep 2014 | A1 |
20160035670 | Chen et al. | Feb 2016 | A1 |
Number | Date | Country |
---|---|---|
101221947 | Jul 2008 | CN |
2003203982 | Jul 2003 | JP |
Entry |
---|
“Insights From Leading Edge,” Semiconductor Manufacturing & Design Community Blog Archive, http://semimd.com/insights-from-leading-edge/2010/11/27/iftle-25-imaps-part-2-advanced-packaging/, © 2015 Extension Media, 12 pages. |
Renesas, “Renesas Electronics Announces Development of On-Chip Inductor Technology with a Wide Inductance Variability,” http://www.renesas.com/press/news/2010/news20100623.jsp, Jun. 23, 2010, 1 page. |
Wood, R., et al., “Passive Integration Activates Wireless,” EE Times Connecting the Global Electronics Community, designlines automotive, New & Analysis, http://www.eetimes.com/document.asp?doc_id=1147895, Dec. 8, 2003, 3 pages. |
Number | Date | Country | |
---|---|---|---|
20210125923 A1 | Apr 2021 | US |
Number | Date | Country | |
---|---|---|---|
Parent | 13623441 | Sep 2012 | US |
Child | 15133326 | US |
Number | Date | Country | |
---|---|---|---|
Parent | 16215731 | Dec 2018 | US |
Child | 17142503 | US | |
Parent | 15133326 | Apr 2016 | US |
Child | 16215731 | US |