R. S. Bennett et al, "Selective Planarization Press and Structures", IBM Technical Disclosure Bulletin, vol. 27, No. 4B, pp. 2560-2563, Sep., 1984. |
Tsuneo Hamaguchi, "Hydrostaic Float Polishing for Wafer Preparation", Rev. Sci. Instrum., vol. 55, No. 11, pp. 1867-1868, Nov. 1984. |
Iwasaki et al., "A Pillar Shaped Via Structure in a Cu-Polyimide Multilayer Substrate", IEEE/CHMT '89 Japan IEMT Symposium, pp. 128-131, 1989. |
Hamaguchi, "Hydrostatic Float Polishing for Wafer Preparation", Rev. Sci. Instrum. vol. 55, No. 11, Nov. 1984, pp. 1867-1868. |
C. W. Koburger, "Trench Planarization Technique", IBM Technique Disclosure Bulletin, vol. 27, No. 6, pp. 3242-3243, Nov. 1984. |
David B. Tuckerman, et. al., "Pulsed Laser Planarization of Metal Films for Multilevel Interconnects" V--MIC Conference Paper, pp. 24-31, Jun. 25-26, 1985. |
L. B. Rothman, et. al., "Lift-Off Process to Form Planar Metal/Sputtered SiO2 Structures", V-MIC Conference Paper, pp. 131-137, Jun. 25-26, 1985. |
W. E. Mutter, "Choic Stop Material for Chemical/Mechanical Polish Planarization", IBM Technical Disclosure Bulletin, vol. 27, No. 8, p. 4642, Jan. 1985. |
K. D. Beyer, et. al., "Glass Planarization by Stop-Layer Polishing", IBM Technical Disclosure Bulletin, vol. 27, No. 8, pp. 4700-4701, Jan. 1985. |
Unknown author, "Chemical Vapor Deposited Device Isolation with Chemical/Mechanical Planarization", IBM Technical Disclosure Bulletin, vol. 29, No. 2, pp. 577-579, Jul. 1986. |
K. K. Chakrovorty, et. al., "Photosensitive Polyimide as a Dielectric in High Density Thin Film Copper-Polyimide Interconnect Structures", Electrochemical Society Meeting Paper, vol. 88, No. 1, pp. 77-78, May 15-20, 1988. |
Elito K. Broadbent, et. al., "High-Density High-Reliability Tungsten Interconnection by Filled Interconnect Groove Metallization", IEEE Transactions on Electron Devices, vol. 35, No. 7, pp. 952-956 (Jul. 1988). |
Paul E. Riley, et. al. "Planarization of Dielectric Layers for Multilevel Metallization", IEEE Transactions on Semiconductor Manufacturing, vol. 1, No. 4, pp. 154-156, Nov. 1988. |
Robert J. Contolini, et. al., "Embedded Conductors by Electrochemical Planarization", Lawrence Livermore National Laboratory Preprint, Apr. 1989. |
Carter W. Kaanta, et. al., "Dual Damascene: A ULSI Wiring Technology", V-MIC Conference Paper, pp. 144-152, Jun. 11-12, 1991. |
C. H. Ting, "Electroless Deposition for Integrated Circuit Fabrication", Electrochemical Society Fall Meeting--Honolulu, Hawaii, vol. 87-2, p. 720, Oct. 18 and 23, 1987. |
Pei-lin Pai, "A Planarized Metallization Process Using Selective Electroless Deposition and Spin-On Glass", Electrochemical Society Fall Meeting-Honolulu, Hawaii, vol. 87-2, p. 678, Oct. 18 through 23, 1987. |
Andy L. Wu, "Prarie-A New Planarization Technique and its Application in VLSI Multilevel Interconnection", Proceedings of Electrochemical Society Symposium on Multi-Level Metallization, Interconnection, and Contact Technologies, pp. 239-249, Oct. 21 through 22, 1986. |