Claims
- 1. An interconnection on a semiconductor device, said interconnection comprising:an insulating layer on a silicon substrate; a contact hole in said insulating layer to expose a portion of said substrate; a PtSi layer in said contact hole directly in contact with said substrate; a TiW layer in said contact hole directly in contact with said PtSi layer; a TiW(N) layer in said contact hole directly in contact with said TiW layer; and an Au layer in said contact hole directly in contact with said TiW(N) layer; wherein the interconnections have a metal pitch of 1.5 μm or less.
- 2. An interconnection in accordance with claim 1, wherein said PtSi layer reduces contact resistance and stabilizes an interface between said substrate and said TiW layer, which acts as a glue layer.
- 3. An interconnection in accordance with claim 1, wherein said TiW layer is a pure TiW-film.
- 4. An interconnection in accordance with claim 1, further comprising a second Au layer on said Au layer.
- 5. An interconnection in accordance with claim 4, wherein said second Au layer is physically different from said first Au layer.
- 6. An interconnection in accordance with claim 4, wherein said Au layer is sputter deposited and said second Au layer is electroplated.
- 7. An interconnection in accordance with claim 6, further comprising:a PESiNX passivation film on said plated layer of Au.
- 8. An interconnection in accordance with claim 6, wherein thickness ranges are:PtSi(0.1-0.4 kÅ)/TiW(0.2-0.5 kÅ)/TiW(N)(1.0-2.0 kÅ)/Au(0.3-1.0 kÅ)/Au(7-15 kÅ, plated).
- 9. An interconnection in accordance with claim 1, wherein thickness ranges are:PtSi(0.1-0.4 kÅ)/TiW(0.2-0.5 kÅ)/TiW(N)(1.0-2.0 kÅ)/Au(0.3-1.0 kÅ).
- 10. An interconnection in accordance with claim 1, wherein said TiW(N) layer is deposited by a non-magnetron RF reactive sputtering process.
- 11. An interconnection in accordance with claim 1, further comprising a TiN layer formed in respective sidewalls of said TiW layer and said TiW(N) layer.
- 12. An interconnection on a semiconductor device, said interconnection comprising:an insulating layer on a silicon substrate; a contact hole in said insulating layer to expose a portion of said substrate; a PtSi layer in said contact hole directly in contact with said substrate; a TiW layer in said contact hole directly in contact with said PtSi layer; a TiW(N) layer in said contact hole directly in contact with said TiW layer; and an Au layer in said contact hole on said TiW(N) layer.
- 13. An interconnection in accordance with claim 12, wherein said TiW(N) layer is deposited by a non-magnetron RF reactive sputtering process.
- 14. An interconnection in accordance with claim 12, further comprising a second Au layer on said Au layer.
- 15. An interconnection in accordance with claim 14, wherein said second Au layer is physically different from said first Au layer.
- 16. An interconnection in accordance with claim 15, wherein said Au layer is sputter deposited and said second Au layer is electroplated.
- 17. An interconnection in accordance with claim 16, further comprising:a PESiNX passivation film on said plated layer of Au.
- 18. An interconnection in accordance with claim 16, wherein thickness ranges are:PtSi(0.1-0.4 kÅ)/TiW(0.2-0.5 kÅ)/TiW(N)(1.0-2.0 kÅ)/Au(0.3-1.0 kÅ)/Au(7-15 kÅ, plated).
- 19. An interconnection in accordance with claim 12, wherein thickness ranges are:PtSi(0.1-0.4 kÅ)/TiW(0.2-0.5 kÅ)/TiW(N)(1.0-2.0 kÅ)/Au(0.3-1.0 kÅ).
- 20. An interconnection on a semiconductor device, said interconnection comprising:an insulating layer on a silicon substrate; a contact hole in said insulating layer to expose a portion of said substrate; a PtSi layer in said contact hole directly in contact with said substrate; a TiW layer in said contact hole directly in contact with said PtSi layer; a TiW(N) layer in said contact hole directly in contact with said TiW layer; a first Au layer in said contact hole directly in contact with said TiW(N) layer; and a second Au layer directly in contact with said first Au layer, wherein said second Au layer is physically different from said first Au layer.
- 21. An interconnection in accordance with claim 20, wherein said TiW(N) layer is deposited by a non-magnetron RF reactive sputtering process.
- 22. An interconnection in accordance with claim 20, wherein said Au layer is sputter deposited and said second Au layer is electroplated.
- 23. An interconnection in accordance with claim 22, further comprising:a PESiNX passivation film on said plated layer of Au.
- 24. An interconnection in accordance with claim 22, wherein thickness ranges are:PtSi(0.1-0.4 kÅ)/TiW(0.2-0.5 kÅ)/TiW(N)(1.0-2.0 kÅ)/Au(0.3-1.0 kÅ)/Au(7-15 kÅ, plated).
Parent Case Info
This application is a divisional of application Ser. No. 08/590,607, filed Jan. 24, 1996, now U.S. Pat. No. 5,821,620, which is a continuation of application Ser. No. 08/198,354, filed Feb. 18, 1994, now abandoned.
US Referenced Citations (30)
Foreign Referenced Citations (4)
Number |
Date |
Country |
4129647 |
Apr 1992 |
DE |
0 024 572 |
Jul 1980 |
EP |
0 262 575 |
Sep 1987 |
EP |
62-0120037 |
Jun 1987 |
JP |
Non-Patent Literature Citations (3)
Entry |
D.C. Dening et al., “Reliability of High Temperature I2L Integrated Circuits,” IEEE/IRPS, 1984, pp. 30-36. |
R.S. Nowicki et al., “Studies of the Ti-W/Au Metallization on Aluminum,” Thin Solid Films, 53 (1978), pp. 195-205. (Paper presented at the International Conference on Metallurgical Coatings, San Francisco, California, U.S.A., Apr. 3-7, 1978.). |
J.A. Cunningham et al., “Corrosion Resistance of Several Integrated-Circuit Metallization , Systems,” IEEE Transactions on Reliability, vol. R-19, No. 4, Nov. 1970, pp. 182-187. |
Continuations (1)
|
Number |
Date |
Country |
Parent |
08/198354 |
Feb 1994 |
US |
Child |
08/590607 |
|
US |