Patent Application
20050161814
This application is based upon and claims the benefit of priority from the prior Japanese Patent Application No. 2002-381582, filed on Dec. 27, 2002, the entire contents of which are incorporated herein by reference.
The present invention relates to a method for forming on the front face of a substrate fine bumps for establishing an electrical connection with an external part, a semiconductor device and a method for manufacturing the same, a substrate processing apparatus, and a semiconductor manufacturing apparatus.
Conventionally, for a fine metal terminal for establishing an electrical connection with an external part on the front face of a semiconductor substrate, a gold (Au) bump or the like is used. This Au bump is formed by plating and thus has a large surface roughness. To planarize such a metal terminal, a chemical mechanical polishing (CMP) method is used. This method presses a flat polishing pad against a metal and a resin, which are faces to be processed have been formed relatively flat in advance, to planarize with high accuracy their surfaces chemically and mechanically using slurry (a chemical polishing agent). The CMP is finished at a stopper layer which is a rigid resin or a metal face provided in advance. The CMP method is a method not depending on a TTV (total thickness variation) that is defined by variations in thickness of a semiconductor substrate or by the difference between a maximum thickness and a minimum thickness of a semiconductor substrate.
Further, to join the Au bump or the like in the conventional art that has a large surface roughness, a mounting method is required that loads the bump with a load, heat, ultrasound, or the like until the roughness is eliminated.
In addition to the CMP, some other planarizing methods using, for example, a cutting tool have been devised (see, for example, Japanese Patent Application Laid-open No. Hei 7-326614, Japanese Patent Application Laid-open No. Hei 8-11049, Japanese Patent Application Laid-open No. Hei 9-82616, and Japanese Patent Application Laid-open No. 2000-173954). However, any of them aims to planarize an SOG film within a partial region on an LSI, and is a method of cutting with reference to a face to be cut, which does not depend on the TTV of a semiconductor substrate similarly to the CMP. Further, there is another method of exposing a surface of a bump by cutting (see Japanese Patent Application Laid-open No. 2000-173954 (Japanese Patent Application No. Hei 10-345201)), which aims to planarize a bump portion formed on an LSI, and is a method of cutting with reference to a face to be cut, which does not depend on the TTV of a semiconductor substrate.
As described above, the Au bump is used for fine connection, but it is difficult to join the bumps because of the large surface roughness of the bumps. Further, when the CMP is used to concurrently planarize a metal such as Au and a resin, a depression called dishing appears caused by the difference in polishing speed between the metal and the resin. Due to the dishing, it is necessary to load the bump with a load, heat, ultrasound, or the like to reliably join the bumps.
The present invention has been developed in consideration of the above-described problems, and has an object to provide, in place of the CMP, a method for forming bumps, which makes it possible to planarize surfaces of fine bumps formed on a substrate at a low cost and a high speed and to connect the bumps with each other easily and reliably without causing any inconvenience such as dishing or the like, a reliable semiconductor device and a method for forming the same, and a semiconductor manufacturing apparatus.
A method for forming bumps of the present invention is a method for forming on a front face of a substrate bumps for establishing an electrical connection with an external part, including the steps of: forming the plurality of bumps and an insulating film between the bumps on the front face of the substrate; performing planarization by cutting using a tool so that surfaces of the bumps and a surface of the insulating film become continuously flat; and removing the insulating film.
A semiconductor device of the present invention, includes: a pair of semiconductor substrates each having a plurality of bumps formed on a front face thereof for establishing an electrical connection with an external part, surfaces of the bumps being continuously uniformly planarized above each of the semiconductor substrates, and the semiconductor substrates being integrated, with the planarized surfaces of the bumps opposing each other and connected.
A method for manufacturing a semiconductor device of the present invention includes the steps of: forming bumps on each front face of a pair of semiconductor substrates in a manner to bury the bumps in an insulating film; performing planarization by cutting using a tool so that surfaces of the bumps and a surface of the insulating film become continuously flat; removing the insulating film; and integrating the semiconductor substrates, with the planarized surfaces of the bumps opposing each other and connected.
A method for forming bumps of the present invention is a method for forming on a front face of a substrate bumps for establishing an electrical connection with an external part, including the steps of: forming the plurality of bumps on the front face of the substrate; and performing planarization by cutting using a tool so that surfaces of the plurality of bumps become continuously flat.
A method for manufacturing a semiconductor device of the present invention includes the steps of: forming a plurality of bumps on each front face of a pair of semiconductor chips; performing planarization by cutting using a tool so that surfaces of the plurality of bumps become continuously flat; and integrating the pair of semiconductor chips having the plurality of bumps having the planarized surfaces, with the bumps connected opposing each other.
A semiconductor device of the present invention includes: a pair of semiconductor chips each having a plurality of bumps formed on a front face thereof for establishing an electrical connection with an external part, surfaces of the bumps being continuously uniformly planarized above each of the semiconductor chips, and the semiconductor chips beingintegrated, with the planarized surfaces of the bumps opposing each other and connected.
A method for forming bumps of the present invention is a method for forming on a front face of a semiconductor substrate stud bumps using a wire bonding method, the stud bumps being bumps for establishing an electrical connection with an external part, including the steps of: forming a plurality of projections using a bonding wire at electrical connecting points on the front face of the semiconductor substrate; and performing planarization by cutting using a tool so that top surfaces of the plurality of projections become continuously flat to thereby form the stud bumps.
A semiconductor device of the present invention includes: a semiconductor chip having a plurality of stud bumps formed on a front face thereof using a wire bonding method, the stud bumps being bumps for establishing an electrical connection with an external part, top surfaces of the plurality of stud bumps being continuously uniformly planarized above the semiconductor chip.
A method for manufacturing a semiconductor device of the present invention includes the steps of: forming a plurality of bumps on a front face of a semiconductor substrate; performing planarization by cutting using a tool so that surfaces of the plurality of bumps become continuously flat; cutting out each semiconductor chip from the semiconductor substrate having the plurality of bumps with the planarized surfaces; and connecting the bump of the semiconductor chip with one end portion of a lead terminal.
A method for manufacturing a semiconductor device of the present invention includes the steps of: forming a plurality of projections using a wire bonding method at electrical connecting points on a front face of a semiconductor substrate; performing planarization by cutting using a tool so that top surfaces of the plurality of projections become continuously flat to thereby form stud bumps; cutting out each semiconductor chip from the semiconductor substrate having the plurality of stud bumps formed thereon; and connecting the stud bump on the semiconductor chip with one end portion of a lead terminal.
A semiconductor device of the present invention includes: a semiconductor chip having a plurality of bumps formed on a front face thereof for establishing an electrical connection with an external part, surfaces of the bumps being continuously uniformly planarized above the semiconductor chip, and the bump on the semiconductor chip being integrally connected with one end portion of a lead terminal.
A semiconductor device of the present invention includes: a semiconductor chip having a plurality of stud bumps formed on a front face thereof using a wire bonding method, the stud bumps being a plurality of bumps for establishing an electrical connection with an external part, surfaces of the stud bumps being continuously uniformly planarized above the semiconductor chip, and the stud bump on the semiconductor chip being integrally connected with one end portion of a lead terminal.
A method for manufacturing a semiconductor device of the present invention includes the steps of: introducing a semiconductor chip having a plurality of electrodes formed on a front face thereof into an inert atmosphere and performing planarization by cutting using a tool so that surfaces of the plurality of electrodes become continuously flat; and integrally connecting the plurality of electrodes on the semiconductor chip and a circuit board in a state in which the planarized surfaces of the plurality of electrodes are kept clean in the inert atmosphere.
A semiconductor manufacturing apparatus of the present invention includes: a cutting unit having a tool; a joining unit joining a pair of bases introduced; and an inert atmosphere unit keeping an environment of the cutting unit and the joining unit in a state of an inert atmosphere, the cutting unit having a function of performing planarization by cutting using the tool at least on one of the pair of bases having a plurality of electrodes formed on front faces thereof in the inert atmosphere so that surfaces of the plurality of electrodes become continuously flat, and the joining unit having a function of integrating the pair of bases by connecting the plurality of electrodes in the state in which the planarized surfaces of the plurality of electrodes are kept clean in the inert atmosphere.
A substrate processing apparatus of the present invention is a substrate processing apparatus in forming on a front face of a substrate bumps for establishing an electrical connection with an external part, including: a substrate supporting table including a flat supporting face and vacuum-sucking one face of the substrate to the supporting face to forcibly support and secure the one face as a flat reference face; and a tool cutting another face of the substrate, wherein the substrate having the plurality of bumps and an insulating film between the bumps formed on the front face thereof is supported and secured on the supporting table, and subjected to planarization by the cutting using the tool so that surfaces of the bumps and a surface of the insulating film become continuously flat.
First of all, a basic gist of the present invention will be described.
The present inventor has devised application of cutting using a tool, in place of the CMP method, as a technique of planarizing the surfaces of a number fine bumps formed on a substrate at a time at a low cost and a high speed. This cutting, even in the case in which the bumps are formed buried in an insulating film on a semiconductor substrate, can continuously cut a metal and an insulator above the substrate at a time, unlike the CMP method which depends on the polishing speed or the like of the metal and the insulator, to thereby uniformly planarize both of them as a whole without causing inconvenience such as dishing or the like. Metals such as copper, aluminum, nickel, and the like and insulating materials such as polyimide and the like are materials which can be easily cut by the tool. In the present invention, it is preferable to employ as the metal material of the bumps and the insulating material, a ductile metal as the former and a resin or the like with a modulus of rigid of, for example, 200 GPa or higher as the latter.
In this case, to utilize the above-described cutting for planarizing the bump surface, the cutting is preferably performed with reference to a back face (a rear face) of the substrate. Generally, the TTV of a silicon substrate ranges from 1 μm to 5 μm, and a TTV of about 5 μm never affects photolithography in an LSI process and is thus generally left out of consideration. However, the cutting is greatly affected by the value of the TTV. The flatness accuracy by cutting never becomes equal to or less than the TTV value. Accordingly, when utilizing the cutting for planarizing the semiconductor substrate, it is first necessary to control the TTV of the substrate so that it falls within a target cutting accuracy.
In consideration of the above circumstances, the present inventor has devised a technique of cutting a rear face of a substrate with reference to its front face to restrain the TTV of a semiconductor substrate so that it falls within the target cutting accuracy, as a concrete method of surely performing planarization of the bump surface when using the above-described cutting. In this case, it is ideal to decrease the TTV and restrain variations in thickness of an individual semiconductor substrate to within the cutting accuracy. However, if only the TTV can be decreased, the thickness of the individual semiconductor substrate can be detected during the cutting. The cutting amount is controllable by detecting the thickness of the individual semiconductor substrate.
Bumps include, in addition to a bump formed by the plating method, a bump formed by a wire bonding method, that is, by pressure-bonding a mass in a ball shape formed by melting the tip of a bonding wire onto an electrode pad and tearing off the wire (hereinafter referred to as a stud bump).
When forming the stud bump, a projection in a pin shape is formed by the tear of the bonding wire, and therefore that projection needs to be planarized. In the present invention, a planarizing method by the above-described cutting is also applied to the stud bump. In this case, projections vary in height during the tear (precut) of the wire, and the planarization is performed to align them with the lowest bump. However, the higher the stud bump is, the more the stud bump mitigates the stress on a device to increase the device life, and therefore it is necessary to define the height of the projections. In the present invention, the height of the projection from the electrode pad during the precut is defined to be double or more the wire diameter, and the point of time when the diameters of cut faces of all of the stud bumps become equal to or larger than the wire diameter is assumed as the end point of the cutting. This can make the height of the stud bump after the cutting planarization 1.5 times or more that when the wire diameter is not defined, thereby making it possible to mitigate the stress on a semiconductor element, resulting in increased device life.
Then, the TTV is controlled in the above-described manner, and the surfaces of the fine bumps are planarized by the cutting, and then the individual semiconductor chip which will be a semiconductor component is cut out from a semiconductor substrate (wafer). Thereafter, the semiconductor substrate with the planarized front face and the semiconductor chip, or the semiconductor chips are joined, with their bumps opposing each other and electrically connected. In this event, since both of the top surfaces of the opposing bumps are planarized with high accuracy, they are joined, unlike the conventional art, without requiring a high temperature, a high pressure, and so on.
Here the present inventor has further found concrete conditions and states for surely joining the opposing bumps. In consideration that it is ideal to keep the bumps in the planarized state immediately after the cutting even during the above-described joining, the present inventor has devised performance of both of the planarization step and the joining step in a cleaning atmosphere, specifically, in an inert atmosphere in order to keep as long as possible the planarized state immediately after the cutting. This can be addressed by addition of a cleaning step using Ar plasma or the like immediately before the joining step, which brings about a drawback, that is, an increase in the number of steps. In the present invention, the planarized state very close to the ideal state can be relatively easily maintained to ensure joining of the bumps without causing an increase in the number of steps.
The present inventor focuses attention on the state of the semiconductor chip as another aspect of the present invention. More specifically, the TTV of the semiconductor substrate is important as described above at a wafer level, whereas an individually separated semiconductor chip or the like is affected by the TTV within a chip area only to an almost negligible extent during cutting.
Hence, the present inventor has devised planarization in which each semiconductor chip is first cut out from the semiconductor substrate and then the surfaces of fine bumps are planarized in the state of the semiconductor chip by the above-described cutting using the tool. Then, the semiconductor chips are joined, with their bumps opposing each other and electrically connected. This can omit the step of controlling the TTV and easily join the bumps.
Further, in the present invention, the above-described cutting technique is also applied to a semiconductor device by a so-called TAB bonding method.
Generally, in the plating bump method, the TAB connection requires directly aligning with a gold plated bump a copper foil lead in a strip shape which has undergone surface treatment with gold, heating them to 300° C. or higher, and pressure-bonding with 30 g or greater per bump. On the other hand, in the case of using the stud bump method, it is required to press the semiconductor chip formed with stud bumps in advance against a glass plate or a metal plate and heat it to thereby process the tips of the stud bumps to be flat for use.
On plating end faces, there is specific metallic and organic contamination in depressions and projections and on its surface. Further, there occur variations in height of plating within a chip to a level of several microns. When the TAB bonding is performed for these plating end faces, a high temperature and a high load are required. The connection of leads with fine pitches is susceptible to positional displacement at a higher temperature during bonding because the difference in coefficient of thermal expansion between copper and silicon becomes larger. On the other hand, the stud bumps have large variations in height and their shapes are unfixed and thus require a much higher temperature and a higher load, so that connection with fine pitches is similarly difficult.
To decrease the positional displacement during the TAB bonding, it is necessary to lower the temperature and to bring copper lead terminals into contact with the bumps at the same time. In the present invention, the cutting technique through use of the tool can be used to planarize by the cutting the surfaces of the plated bumps and the stud bumps for cleaning them, thereby decreasing the temperature and the load during the TAB bonding so as to connect the leads with fine pitches without positional displacement.
Hereinafter, based on the above-described basic gist, concrete embodiments of the present invention will be described in detail using the drawings.
Here a silicon semiconductor substrate is illustrated as an example of a substrate to disclose a method for forming bumps provided on the semiconductor substrate to electrically connect to an external part, and a semiconductor device using this method and a method for manufacturing the same.
(Method for Forming Bump)
First, a silicon semiconductor substrate 1 is prepared, and desired LSI semiconductor elements (not shown) are formed within element formation regions on a substrate front face 1a. For the semiconductor substrate 1 on which the LSI semiconductor elements and the like are formed in this manner, steps will be described below.
As shown in
Specifically, a substrate supporting table (not shown) having a supporting face made flat is prepared, and the front face 1a is sucked, for example, by vacuum suction to this supporting face so that the semiconductor substrate 1 is secured to the substrate supporting table. In this event, the front face 1a is forcibly made flat due to the suction to the supporting face, whereby the front face 1a becomes a reference face for planarization of the rear face 1b. In this state, machining, that is, mechanical-cutting here, is performed for the rear face 1b to cut and remove a protruding portion 1c on the rear face 1b for planarization. In this case, the amount of cutting the rear face 1b is preferably controlled based on the distance from the front face 1a. This controls the semiconductor substrate 1 so that its thickness becomes fixed, specifically the TTV (the difference between a maximum thickness and a minimum thickness of the substrate) being a predetermined value or less, specifically the TTV being 1 μm or less as shown in
Subsequently, as shown in
Subsequently, a metal, for example, a copper film is formed, for example, by a vapor deposition method using the resist mask 12 as a mask to form plated electrodes (not shown), and then gold (Au) is deposited using the plated electrodes as seeds to bury the bump patterns 12a of the resist mask 12 by the plating method, thereby forming Au projections 2 as shown in
Subsequently, the front face 1a of the semiconductor substrate 1 is subjected to cutting using the tool for planarization.
Specifically, as shown in
The result of the planarization by the cutting is shown in microphotographic views and schematic views in
It is found that the surface of the Au projection is uneven as in
Subsequently, as shown in
Noted that although one semiconductor substrate is described in this embodiment, it is preferred to perform the steps of this embodiment for a plurality of semiconductor substrates constituting a lot, to uniformize the semiconductor substrates so that they have the same thickness.
Further, control in the planarization step in
Specifically, it is preferred, when detecting the position of the front face 1a, to apply laser light 13 to the resist mask 12, as shown in
In this case, it is also suitable, when detecting the position of the front face 1a, to fix by suction the semiconductor substrate 1 to the substrate supporting table 11 formed with an opening 11b as shown in
(Configuration of Cutting Apparatus)
Here a concrete apparatus configuration for performing the above-described cutting step will be described.
Next, the flow of the cutting step is described using
First, a carrier hand of the hand section 102 takes out the semiconductor substrate 1 from a housing cassette 111 of the housing section 101 in which the semiconductor substrate 1 is housed. In the housing section 101, an elevator mechanism is provided and rises/lowers to a level where the carrier hand takes out the semiconductor substrate 1. Next, the carrier hand vacuum-sucks the semiconductor substrate and carries it to the sensing section 103. The carrier hand is a Θ three axes and Z-axis SCARA-type robot and can easily realize handling to each processing unit. The mechanism of the robot is not limited to this, but an X- and Y-axes orthogonal-type is also employable.
In the sensing section 103, the semiconductor substrate 1 is rotated 360° by a rotation table 113, and a CCD camera 112 captures an image of the outer periphery of the semiconductor substrate 1, so that a calculating part of the control section 107 processes the result to calculate the center position of the semiconductor substrate 1.
Next, the carrier hand corrects the position based on the result and carries the semiconductor substrate 1 to the chuck table section 104, and the chuck table 11 secures it by vacuum. This chuck table 11 becomes a reference face for processing. Therefore, to maintain the planar accuracy during the securing and processing, the chuck face is preferably made of a porous material and has a structure to chuck the entire face of the semiconductor substrate 1. The quality of the material used is metallic, ceramic, resin, or the like. Opposite the chucked semiconductor substrate 1, a photosensor part being a light projecting part 114 is located to measure and calculate the dimensions of the semiconductor substrate 1 in cooperation with a camera part being a light receiving part 115 and feed the result back to an X-axis drive part of the cutting section 105 to thereby issue a command for the moving amount for cutting.
When the face to be cut is a face to be formed with a wire, it is concretely preferred to apply laser light thereto to heat and scatter the resist mask as shown in
Next, the carrier hand detaches the semiconductor substrate 1 from the chuck table 11 and carries it to the cleaning section. In the cleaning section 105, residual foreign substances on the surface after the processing are washed away with cleaning water while the semiconductor substrate 1 is secured by vacuum and being rotated. Thereafter, the semiconductor substrate 1 is dried while the cleaning water is being blown away in a manner that the semiconductor substrate 1 is being rotated at a high speed while air is being blown thereto. After the completion of the drying, again the carrier hand takes out the semiconductor substrate 1 and houses it into the housing cassette 111 of the housing section 101.
The above-described steps are performed in a manner that the rear face is first cut with reference to the face on which the bumps and the insulating film between the bumps are formed, and then the surfaces of the bumps and the surface of the insulating film are cut with reference to the rear face, thereby completing the planarization.
(Semiconductor Device and Method for Manufacturing the Same)
Next, a method for manufacturing a semiconductor device will be described using a semiconductor manufacturing apparatus which performs the above-described method for forming bumps. Note that a configuration of the semiconductor device will be discussed here together with the method for manufacturing the same.
First, as shown in
Subsequently, as shown in
Then, as shown in
As described above, according to this embodiment, in place of the CMP, it becomes possible to planarize the surfaces of the fine bumps 3 formed on the semiconductor substrate 1 at a low cost and a high speed without causing inconvenience such as dishing or the like, and to establish the connection of the bumps 3 easily and securely. This enables the connection between the bumps 3, without requiring conditions such as a high temperature, a high pressure, and so on, so that reliable semiconductor devices can be manufactured with high yields.
Next, a second embodiment will be described. Although Au is illustrated as an example of the bump material in the first embodiment, the case of using nickel (Ni) is illustrates in this embodiment.
First, through steps similar to those in
This semiconductor substrate 1 is used, and an electrode 31 made of an aluminum-based metal is pattern-formed on the front face of the semiconductor substrate 1, and then a nickel-phosphorous plating film 32 is formed in a thickness of about 5 μm to about 10 μm on the electrode 31 by an electroless plating method as shown in
The nickel-phosphorous plating film 32 is formed by a general electroless plating method using nickel-phosphor, nickel-phosphor-boron, nickel-boron, or the like. For example, a nickel-phosphor alloy is formed in a bath of hypophosphite (sodium hypophosphite or potassium hypophosphite), a nickel-boron alloy is formed in a bath of sodium borohydride or in a weakly acidic bath or a neutral bath using dimethylaminoborane, and a nickel-phosphor-boron alloy is formed in a neutral bath.
Here in the nickel-phosphor-based electroless plating, a phosphor concentrated layer 33 being a mechanically vulnerable layer is formed in the surface layer of the nickel-phosphorous plating layer 32 even if any of the above-described alloys is selected. After the formation of a solder bump, this phosphor concentrated layer causes a decrease in strength of an interface between the plating and the solder bump. The thickness of the phosphor concentrated layer is about 20 nm to about 40 nm, and increases with an increase in phosphor content in the plating bath.
Further, the phosphor concentrated layer is created independent of the material of a base (a glass substrate, an iron substrate, or an aluminum substrate) and of the thickness of the plating. In addition, the phosphor concentrated layer is necessarily formed in the surface layer even through the nickel-based electroless plating is subjected to annealing processing at a solder melting point or higher as described in, for example, Patent Document 6. Unless the phosphor concentrated layer is removed, it is difficult to form reliable plating coating and solder bump.
An approach to these problems is a method of forming a copper-nickel-silver-based compound layer by adding copper to a solder material and using its barrier effect to restrain the formation of the phosphor concentrated layer. However, there is a problem of formation of the phosphor concentrated layer when the thickness of the Au plating is 500 nm more, which leads to restriction on the Au plating thickness and narrower selectivity of the solder material.
Hence, in this embodiment, during the planarization by the cutting of the nickel-phosphorous plating film 32, the phosphor concentrated layer 33 is removed concurrently.
Specifically, first, as shown in
Thereafter, similarly to
Subsequently, as shown in
Subsequently, as shown in
Then, as show in
Then, the semiconductor substrate 1 is divided by full-cut dicing, thereby cutting out semiconductor chips to complete semiconductor devices as in the first embodiment.
As described above, according to this embodiment, in place of the CMP, it becomes possible to planarize the surfaces of the nickel bumps 36 formed on the semiconductor substrate 1 at a low cost and a high speed without causing inconvenience such as dishing or the like. This enables the connection between the bumps 36, without requiring conditions such as a high temperature, a high pressure, and so on, so that reliable semiconductor devices can be manufactured with high yields. In addition, the phosphor concentrated layer 34 which degrades the reliability in a joint between the bump 36 and the solder bump 37 can be completely removed at a low cost, thus allowing the solder bump 37 to be surely formed on the bump 36 having the planarized top surface.
Next, a third embodiment will be described. Although the case in which a number of semiconductor chips are joined to the semiconductor substrate is illustrated in the first embodiment, this embodiment discloses the case in which the above-described planarization is performed on the semiconductor chips and the semiconductor chips are joined together.
First, as shown in
Subsequently, machining, that is, cutting using a tool made of diamond or the like here, is performed on the surface layer of the semiconductor chip 41 to thereby perform planarization so that the surfaces of the Au bumps 42 become continuously flat. This makes the Au bumps 42 uniform in height and planarizes their tops surfaces into mirror surfaces.
Subsequently, as shown in
As described above, according to this embodiment, in place of the CMP, it becomes possible to planarize the surfaces of the fine Au bumps 42 formed on the semiconductor chip 41 at a low cost and a high speed without causing inconvenience such as dishing or the like, and to establish the connection between the Au bumps 42 in the pair of semiconductor chips 41 easily and securely. This enables the connection between the Au bumps 42, without requiring conditions such as a high temperature, a high pressure, and so on, so that reliable semiconductor devices can be manufactured with high yields. In addition, the performance of the above-described cutting after the cutting out of the individual semiconductor chip 41 from the semiconductor substrate can omit the step of controlling the TTV, thereby contributing to a reduction in the number of steps.
Modification 1
Here Modification 1 of this embodiment is described.
First, as shown in
Subsequently, a resin layer 43 made of an insulating material is formed on the front face of the semiconductor chip 41 to bury the Au bumps 42. Note that the individual semiconductor chip 41 may be cut out after the resin layer 43 is formed to bury the Au bumps 42 in the state of the semiconductor substrate.
Subsequently, as shown in
Subsequently, a pair of semiconductor chips 41 are arranged to oppose each other and electrically connected via the planarized top surfaces of the Au bumps 42 and the resin layers 43. Specifically, the pair of semiconductor chips 41 are placed to oppose each other at the top surfaces and connected with each other by pressure-bonding at room temperatures to 350° C., about 170° C. here. Since both of the top surfaces are planarized with high accuracy, the pair of semiconductor chips 41 can be easily connected, unlike the conventional art, without requiring a high temperature, a high pressure, and so on. Further, the resin layers 43 ensure joining of the pair of semiconductor chips 41 and contribute as an underfill which protects the electrodes 42 and so on.
As described above, according to this Modification 1, in place of the CMP, it becomes possible to planarize the surfaces of the fine Au bumps 42 formed on the semiconductor chip 41 at a low cost and a high speed without causing inconvenience such as dishing or the like, and to establish the connection between the Au bumps 42 in the pair of semiconductor chips 41 easily and securely. This enables the connection between the Au bumps 42, without requiring conditions such as a high temperature, a high pressure, and so on, so that reliable semiconductor devices can be manufactured with high yields. In addition, the performance of the above-described cutting after the cutting out of the individual semiconductor chip 41 from the semiconductor substrate can omit the step of controlling the TTV, thereby contributing to a reduction in the number of steps.
Modification 2
Next, Modification 2 of this embodiment is described.
First, as shown in
Subsequently, machining, that is, cutting using a tool made of diamond or the like here as in the first embodiment, is performed for the surface layer of the semiconductor chip 41 to thereby perform planarization so that the surfaces of the Au bumps 42 become continuously flat. This makes the Au bumps 42 uniform in height and planarizes their top surfaces into mirror surfaces.
Subsequently, as shown in
Subsequently, the pair of semiconductor chips 41 are arranged to oppose each other and electrically connected via the planarized top surfaces of the Au bumps 42. Specifically, the pair of semiconductor chips 41 are placed to oppose each other at the top surfaces and connected with each other by pressure-bonding at room temperatures to 350° C., about 170° C. here. Here the opposing Au bumps 42 are brought into contact with each other through the conductive fine particles 45 due to the thermocompression-bonding to be electrically connected. Since both of the top surfaces are planarized with high accuracy, the pair of semiconductor chips 41 can be easily connected unlike the conventional art, without requiring a high temperature, a high pressure, and so on. Further, the resin of the resin layer 44 ensures the adhesiveness and electrical connection between the pair of semiconductor chips 41 and contributes as an underfill which protects the electrodes 42 so on.
As described above, according to this Modification 2, in place of the CMP, it becomes possible to planarize the surfaces of the fine Au bumps 42 formed on the semiconductor chip 41 at a low cost and a high speed without causing inconvenience such as dishing or the like, and to establish the connection between the Au bumps 42 in the pair of semiconductor chips 41 easily and securely. This enables the connection between the Au bumps 42, without requiring conditions such as a high temperature, a high pressure, and so on, so that reliable semiconductor devices can be manufactured with high yields. In addition, the performance of the above-described cutting after the cutting out of the individual semiconductor chip 41 from the semiconductor substrate can omit the step of controlling the TTV, thereby contributing to a reduction in the number of steps.
Next, a fourth embodiment will be described. Although the case in which the bumps for external connection are formed on the semiconductor substrate is illustrated in the first embodiment, this embodiment discloses the case in which stud bumps are formed using the wire bonding method.
First, as shown in
Here, in the above-described cutting step, it is also suitable to form a metal film, for example, an Al film on the semiconductor substrate 51 by the sputtering method or the like after the cutting of the rear face of the semiconductor substrate 51, and patterning the Al film to thereby form electrode pads 52 at regions which will be electrical connecting points.
Subsequently, as shown in
Subsequently, as shown in
This planarization method by the cutting costs low relative to the CMP because no slurry or the like is required and the tool being a cutting tool, even though having worn, can be applied to repeated use by grinding it. Since the semiconductor substrate chucked on the chuck table is rotated at a high speed, and the tool is moved on the semiconductor substrate at a predetermined speed to cut an arbitrary cutting amount at a time, the cutting can be finished in one to two minutes per semiconductor substrate, thus realizing a method with a very high throughput. In the cutting through use of the tool, it is possible to perform flattening on the projections or the like of the stud bumps using the Au bonding wire without tilt or breakage even when the projections are cut at tip portions, by appropriately setting the cutting conditions. However, since the projection may tilt during the cutting at a hardness of 30 Hv or lower, the hardness of the wire is preferably 30 Hv or higher.
In this embodiment, the point of time when the diameters of the cut faces of all of the stud bumps become equal to or larger than the wire diameter is regarded as the end point of the cutting. Generally, the stud bumps after the precut greatly vary in height, and therefore it is difficult to verify the point of time when the diameters of the cut faces of all of the stud bumps become equal to or larger than the wire diameter. The suitable cutting method is one driving the tool by 1 μm to 3 μm from a point where it comes in contact with the highest bump to thereby expose all of cut faces by the tool, but it is inefficient to verify every time the cut face in a camera image or the like.
Hence, this embodiment employs, as an end point detecting method, a method of sweeping a laser beam across the top surfaces of the stud bumps 54 after the cutting through use of a detecting apparatus including a laser emitter 61 and a detector 62, and detecting the laser reflected off the top surfaces by the detector 62, as shown in
Then, the processing is repeated until after the detected laser intensity reaches a predetermined level at all of the Au projections 53 as shown in
In this embodiment, the detecting apparatus is driven while the laser emitter 61 and the detector 62, which move in synchronism with the travel of the tool and behind the tool, are measuring the intensity of the laser light reflected off the planarized top surfaces of the Au projections 53, so that when it detects that the top surfaces of all of the Au projections 53 are exposed at a height of, for example, 46 μm, the cutting is finished.
Here if the cutting is insufficient, or if the diameter of the cut face is equal to or less than the wire diameter as shown in
Then, as shown in
As described above, according to this embodiment, in place of the CMP, it becomes possible to planarize the surfaces of the fine stud bumps 54 formed on the semiconductor substrate 51 at a low cost and a high speed without causing inconvenience such as dishing or the like, and to establish the connection between the stud bumps 54 easily and securely. This enables the connection between the bumps without requiring conditions such as a high temperature, a high pressure, and so on, so that reliable semiconductor devices can be manufactured with high yields. In addition, the height of the stud bumps 54 after the cutting planarization can be made 1.5 times or more that when the wire diameter is not defined, thereby making it possible to mitigate the stress on the semiconductor device, resulting in increased device life. Furthermore, since the flat face created in the cutting has a diameter equal to or larger than the wire diameter, a joining strength of twice or more that in the conventional art can be obtained even with the same wire diameter. Further, if only the joining strength at the same level as that in the conventional art is required, the wire diameter can be decreased, so that the bump pitch can be decreased as well as the cost associated with the bonding wire can be reduced.
Next, a fifth embodiment will be described. Here a semiconductor device by a so-called TAB bonding method is exemplified.
To manufacture this semiconductor device, first, through the various steps shown in
Subsequently, a probe is brought into contact with the top surface of the bump 3 to thereby inspect electrical characteristics of the semiconductor element and the like on the semiconductor substrate 1. Here the probe is brought into contact with depressions and projections on the bump or a plating end face where contamination exists to fail to obtain a stable contact in the inspection in the conventional art, leading to a trouble in which the tip of the probe is caught in the depressions and projections to break. In contrast, in this embodiment, the probe is brought into contact with the surface of the bump 3 which has been planarized by the above-described cutting to a high level and cleaned, so that the inspection can be conducted in a very stable state.
Subsequently, an individual semiconductor chip 21 is cut out from the semiconductor substrate 1, and then connection of the semiconductor chip 21 is established by the TAB bonding method as shown in
Specifically, TAB leads 74 are prepared each of which is made of a copper foil 75 on which a Au film 76 is formed by surface treatment with Au and has a portion located at one end corresponding to the connecting region and a resin layer 77 provided at the other end. The semiconductor chip 21 is then securely mounted on a bonding stage 80, and the Au films 76 of the TAB leads 74 within the connecting regions are brought into contact with the planarized and cleaned top surfaces of the bumps 3 on the semiconductor chip 21, and a pressure is applied while a heater 78 is heating them to thereby join them. Here the heating temperature may be relatively low, such as about 200° C., and the bonding load can also be reduced to about 20 g that is about ⅔ that in the conventional art. As a result, it becomes possible to connect the TAB leads with a fine pitch of 40 μm or less without positional displacement.
Thereafter, as shown in
Note that although the case in which the plated bumps are formed as bumps is illustrated in this embodiment, the stud bumps by the wire bonding method may be formed.
As described above, according to this embodiment, in place of the CMP, it becomes possible to planarize the surfaces of the fine bumps 3 formed on the semiconductor substrate 1 at a low cost and a high speed without causing inconvenience such as dishing or the like, and to establish the connection of the bumps 3 easily and securely. This enables secure connection between the bump and a lead terminal without requiring conditions such as a high temperature, a high pressure, and so on, so that reliable TAB bonding-type semiconductor devices can be manufactured with high yields.
Next, a sixth embodiment will be described. Here an apparatus configuration is disclosed for performing the above-described cutting step and joining step on a pair of bases (a semiconductor chip and a circuit board by the flip-chip method is exemplified here) in performing the above-described various embodiments.
This semiconductor manufacturing apparatus comprises a chip introduction section 81 for introducing a semiconductor chip with bumps formed on its front face; a circuit board introduction section 82 for introducing a circuit board with electrodes formed on its front face; a cutting section 83 performing a step of planarizing the surfaces of the bumps on the semiconductor chip by the above-described cutting using a tool; a joining section 84 performing a step of joining the semiconductor chip and the circuit board via the planarized bumps and the electrodes; and a carry-out section 85 for carrying out a joined and integrated semiconductor device, and further has a cleaning holding section 86 including the cutting section 83 and the joining section 84 in an inert atmosphere. Here in the cutting section 83, not only the semiconductor chip but also the surfaces of the electrodes on the circuit board may be similarly planarized by the cutting.
The cleaning holding section 86 has a function of holding a cleaning atmosphere, specifically, an inert atmosphere, for example, a gas phase not containing Ar, N2, or the like, or an atmosphere at 1 atm or less containing oxygen, in the planarizing step and the joining step. This can relatively easily hold a planarization state very close to an ideal state without addition of a cleaning step using Ar plasma or the like immediately before the joining step, realizing secure joining between the bumps and the electrodes.
Note that the flip-chip mounting is illustrated in this embodiment, but the present invention is not limited to this and preferably used for joining a semiconductor chip and a semiconductor wafer, semiconductor chips, or the like.
According to the present invention, in place of the CMP, it becomes possible to planarize the surfaces of the fine bumps formed on the substrate at a low cost and a high speed, and to establish the connection between the bumps easily and securely without causing inconvenience such as dishing or the like.
| Number | Date | Country | Kind |
|---|---|---|---|
| 2002-381582 | Dec 2002 | JP | national |
| Number | Date | Country | |
|---|---|---|---|
| Parent | PCT/JP03/05092 | Apr 2003 | US |
| Child | 11083926 | Mar 2005 | US |
