Process for deposition of semiconductor films

Information

  • Patent Grant
  • 8360001
  • Patent Number
    8,360,001
  • Date Filed
    Thursday, July 16, 2009
    15 years ago
  • Date Issued
    Tuesday, January 29, 2013
    11 years ago
Abstract
Chemical vapor deposition processes utilize chemical precursors that allow for the deposition of thin films to be conducted at or near the mass transport limited regime. The processes have high deposition rates yet produce more uniform films, both compositionally and in thickness, than films prepared using conventional chemical precursors. In preferred embodiments, a higher order silane is employed to deposit thin films containing silicon that are useful in the semiconductor industry in various applications such as transistor gate electrodes.
Description
BACKGROUND OF THE INVENTION

1. Field of the Invention


This invention relates generally to depositing semiconductor films, such as those containing Si, Ge and/or carbon for integrated circuit fabrication. More particularly, the invention relates to making these materials with greater thickness and compositional uniformity in chemical vapor deposition systems.


2. Description of the Related Art


As the dimensions of microelectronic devices become smaller, the importance of the physical and chemical properties of the materials used in their manufacture becomes more important. This is particularly true for those advanced materials that can be integrated into existing generations of devices using already-proven manufacturing tools. For example, it would be desirable to incorporate epitaxial Si1−xGex and Si1-x-yGexCy alloys into Bipolar and BiCMOS device manufacturing processes. These advanced alloy materials have utility as base layers in heterojunction bipolar transistors (HBT), resistors in BiCMOS devices and as gate electrodes in CMOS devices and various other integrated electronic devices.


Conventional processes for the deposition of single crystal, amorphous and/or polycrystalline silicon, silicon germanium (SiGe) and silicon germanium carbon (SiGeC) alloys are typically performed using batch thermal processes (either low pressure (LP) or ultra-high vacuum (UHV) conditions) or single wafer processes. Single wafer processes are becoming increasingly significant, but a number of problems remain. For instance, within-wafer and wafer-to-wafer uniformity, deposition rates, and process repeatability remain a concern with conventional single wafer processes, particularly for in situ doped semiconductor films. As wafers continue to increase in size (currently 300 mm wafers are being integrated into fabrication processes), maintaining uniformity is becoming more challenging still.


Japanese Patent Application Disclosure Number S60-43485 discloses the use of trisilane to make amorphous thin films at 300° C., apparently for photovoltaic applications. Japanese Patent Application Disclosure Number H5-62911 discloses the use of trisilane and germane to make thin films at 500° C. or less. Japanese Patent Application Disclosure Number H3-91239, H3-185817, H3-187215 and HO2-155225 each disclose the use of disilane, some also mentioning trisilane.


The art has generally focused on the use of disilane and trisilane for producing amorphous, hydrogenated silicon at relatively low deposition temperatures. However, there remains a need for a process for depositing semiconductor materials such as doped silicon, low-H content amorphous silicon and SiGe onto surfaces, preferably at high deposition rates without sacrificing good uniformity.


SUMMARY OF THE INVENTION


The inventors have discovered better ways of making Si-containing and Ge-containing films. Methods are taught for using chemical precursors such as higher-order silanes and/or higher-order germanes in CVD processes to provide improved deposition of Si-containing films, particularly silicon, SiGe or SiGeC alloy thin films useful in the semiconductor industry. These chemical precursors have reduced thermal stability relative to silane, germane and conventional carbon-source molecules.


In accordance with one aspect of the invention, the use of particular precursors allows the deposition process to be conducted closer to, or within, a mass transport limited growth regime, relative to conventional precursors at the same temperature. Within this regime, temperature dependent non-uniformities, such as undesirable elemental concentration gradients and variable film deposition rates, and consequent thickness non-uniformities, can be avoided. Preferred chemical precursors include trisilane and trisilane in combination with digermane. Uniform deposition can be achieved at temperatures lower than those used for conventional chemical precursors, with higher film deposition rates.


In another aspect of the invention, flow rates of the preferred precursors are adjusted as a function of temperature to obtain higher deposition rates with equal or greater uniformity, as compared with deposition using conventional precursors (e.g., silane). The advantages of trisilane over silane have been found particularly applicable to the deposition of silicon-containing layers as active layers in integrated transistors.


In another aspect of this invention, methods are taught for stepwise or dynamically changing process parameters such as temperature, temperature distribution, pressure, reactant flow rate and reactant partial pressure in such a way as to reduce or eliminate such undesirable elemental concentration gradients, thickness non-uniformities and variable film deposition rates. These methods can be used in conjunction with the use of higher order silanes and/or germanes.





BRIEF DESCRIPTION OF THE DRAWINGS

These and other aspects of the invention will be readily apparent from the following description and from the appended drawings, which are meant to illustrate and not to limit the invention, and wherein:



FIG. 1 is a flow chart generally illustrating the process of forming a gate stack in accordance with a preferred embodiment;



FIG. 2 illustrates a gate stack in accordance with a preferred embodiment;



FIG. 3 is a flow chart generally illustrating the process of changing the temperature set point during the deposition process in accordance with a preferred embodiment;



FIG. 4 shows a plot of film thickness as a function of measurement site for a preferred SiGe film;



FIG. 5 is a reproduction of a scanning electron photomicrograph illustrating a SiGe film deposited using silane and germane;



FIG. 6 is a reproduction of a scanning electron photomicrograph illustrating a cross section of the SiGe film shown in FIG. 5;



FIG. 7 is a reproduction of a scanning electron photomicrograph showing a SiGe film deposited using trisilane and germane;



FIG. 8 is a reproduction of a scanning electron photomicrograph showing a cross section of the SiGe film shown in FIG. 7;



FIG. 9 is a reproduction of a transmission electron photomicrograph showing a cross section of a preferred SiN film;



FIG. 10 shows an Arrhenius plot obtained under the conditions described below for silane, disilane, and trisilane;



FIG. 11 shows a plot illustrating film deposition rate on an oxide substrate as a function of trisilane (Silcore™) flow rate at 600° C., 40 Torr;



FIG. 12 shows a plot illustrating film thickness as a function of position for various deposition times using trisilane (Silcore™) at 650° C., 40 Torr;



FIG. 13 shows a plot of deposition rate as a function of diborane flow for deposition using trisilane;



FIG. 14 shows a RBS ERD spectrum for an amorphous silicon film deposited using trisilane at 600° C., 40 Torr;



FIG. 15 shows a series of X-ray diffraction patterns obtained for films deposited using trisilane at 600° C., 650° C., 700° C. and 750° C. (bottom to top, respectively);



FIG. 16 is a reproduction of a transmission electron photomicrograph of a cross-sectioned polycrystalline silicon film;



FIG. 17 shows a selected area diffraction pattern for a polycrystalline silicon film;



FIG. 18 is a reproduction of a scanning electron photomicrograph of a cross-sectioned conformal amorphous silicon film;



FIG. 19 shows a RBS spectrum for a silicon nitride film; and



FIG. 20 shows a RBS ERD spectrum for a silicon nitride film.



FIG. 21 shows a chemical vapor deposition system.





DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS

Dynamic temperature variations, due to limitations in heating and temperature control systems, play a significant role in the non-uniformity of film deposition on substrate surfaces by CVD. It is generally desirable for the deposited film to be as uniform as possible in both thickness and elemental composition, but existing processes tend to produce films that are non-uniform to varying degrees. Such non-uniformities often result from temperature variations across the surface of the substrate because the surface temperature of the substrate influences the deposition rate and the composition of the resulting film. Imperfect control over other process parameters, including gas flow rates and total pressure, are also believed to contribute to non-uniformities in film physical properties.


Uniformity is often sought by empirically tuning the deposition conditions e.g., gas flow rate, rotation speed of substrate, power distribution to heating elements, etc., to achieve an overall uniform thickness for the desired film. This is done by first depositing a large number of films on different substrates, each under a different pre-selected set of deposition conditions. The thickness variations within each film are then measured and the results analyzed to identify conditions that would eliminate the thickness variations. The inventors have realized, however, that this empirical process does not necessarily achieve uniform temperature distributions throughout the process; rather, the process effectively time-averages the thickness variations produced by the temperature variations for a specific reaction temperature ‘set-point’.


Accordingly, this empirical approach does not necessarily produce uniform temperatures across the substrate throughout the deposition process. This, in turn, raises the issue of compositional variation because compositional homogeneity (or at least control) is desired in three dimensions, both across the film surface and through the film thickness. This is because many films contain dopants and the level of these dopants influences the electronic properties of the film. Non-uniform temperatures can result in non-uniform incorporation of dopants into the film. Similarly, other non-uniformities in composition can result.


The preferred embodiments provide processes for solving this problem, each of which may be used individually or, preferably, together. One process involves the use of chemical precursors that allow for film deposition to be conducted substantially within a mass transport limited growth regime, relative to conventional precursors at the same temperature. For a given chemical precursor, the mass transport limited regime is a temperature range in which film deposition rates are independent of temperature. Deposition rates that are substantially within this temperature range are relatively unaffected by small temperature variations across the surface of the substrate, so long as those variations result in temperatures that remain at or near the mass transport limited regime. This allows for the production of films that are much more uniform, e.g., exhibit higher compositional uniformity and/or thickness uniformity, than films deposited at the same temperature using conventional chemical precursors. This is because conventional precursors require much higher temperatures in order for deposition to be in the mass transport limited regime.


As will be appreciated by the skilled artisan, the temperature range for the mass transport limited regime can be determined for a given precursor and set of reaction conditions, and illustrated in an Arrhenius plot. For the chemical precursor trisilane, the transition point from temperature-dependent deposition rates to temperature-independent deposition rates is much lower than the transition point for silane or disilane, as illustrated in the Arrhenius plot shown in FIG. 10. The lower region of the plot up to the transition has a significant upward linear slope, indicating that deposition of trisilane within this temperature range is a strong function of temperature and therefore not within the mass transport limited regime. For example, FIG. 10 shows that trisilane deposition is not mass transport limited (i.e., is within the kinetic regime) at temperatures less than about 525° C., under the conditions used (25 sccm flow rate, 40 Torr pressure). In contrast, the region of the plot above the transition point is substantially flat, indicating that deposition of trisilane within this temperature range is independent of temperature and therefore within the mass transport limited regime. For example, FIG. 10 shows that trisilane deposition is clearly mass transport limited at temperatures of about 620° C. or greater. It will be understood that the transition occurs over a range of temperatures in which the declining slope of the Arrhenius plot indicates that the deposition of trisilane within this temperature range is substantially independent of temperature, near the mass transport limited regime. For example, FIG. 10 shows that trisilane deposition is substantially mass transport limited at temperatures of about 525° C. or greater. It will be understood that the transition point may increase somewhat at higher flow rates, and decrease somewhat at lower flow rates. For example, it has been determined experimentally that the transition point from temperature-dependent deposition to substantially mass transport limited deposition shifts to higher temperatures when the trisilane flow rate is increased. Accordingly, the use of trisilane enables substantially mass transport limited deposition at temperatures that are desirable for other reasons in contemporary fabrication (e.g., conservation of thermal budgets for maintaining crystal properties, controlling dopant profiles, etc.).


A variety of silicon- and germanium-containing chemical precursors can be suitably used in the film deposition processes disclosed herein to provide Si-containing films, Ge-containing films and alloy films that contain both Si and Ge, e.g., silicon germanium (SiGe, without implying stoichiometry) films. These chemical precursors may also be used in conjunction with carbon sources to provide alloy films, e.g., SiGeC (without implying stoichiometry) alloy thin films. Preferred Si-containing chemical precursors suitable for use in the instant invention include higher-order, non-halogenated hydrides of silicon, particularly silanes of the formula SinH2n+2 where n=2-6. Particular examples include disilane (H3SiSiH3), trisilane (H3SiSiH2SiH3), and tetrasilane (H3SiSiH2SiH2SiH3). Trisilane (also represented by Si3H8) is most preferred for achieving a balance of volatility and reactivity. Substantially or nearly mass transport limited deposition, at relatively low temperatures, is preferred (but not necessary) for SiGe deposition. Preferred Ge-containing chemical precursors suitable for use in the instant invention include higher-order germanes of the formula GenH2n+2 where n=2-3. In other arrangements, the germanium source can comprise (H3Ge)(GeH2)x(GeH3), where x=0-2. Particular examples include digermane (H3GeGeH3), trigermane (H3GeGeH2GeH3) and tetragermane (H3GeGeH2GeH2GeH3).


In a preferred embodiment, the chemical precursors are used in conjunction with a source of carbon. Preferred carbon sources include silylmethanes [(H3Si)4−xCRx] where x=0-3 and R=H and/or D. The preferred silylmethanes are disilylmethane, trisilylmethane and tetrasilylmethane (x=0-2), with tetrasilylmethane being most preferred. Additional preferred carbon sources include hydrocarbons such as methane, ethane, propane, butanes, etc.; carbon monoxide, carbon dioxide and HCN. These chemical precursors and carbon sources may be purchased from commercial sources or synthesized by methods known to those skilled in the art. Si-containing films such as SiC, SiNC and SiOC (none of which short forms imply a particular stoichiometry) have a variety of uses in the semiconductor manufacturing industry, e.g., as etch stop layers, hard masks, and passivation layers.


The films are preferably deposited at a temperature that is substantially within the mass transport limited regime for the particular chemical precursor that is used. For any particular chemical precursor and set of reaction conditions, the mass transport limited regime can be determined from an Arrhenius plot empirically-derived from deposition data at various temperatures. The Arrhenius plot for the most preferred silicon precursor, trisilane, for a particular set of conditions is appended as FIG. 10, discussed above.


In addition to employing preferred chemical precursors (particularly trisilane) as described herein and selecting a deposition temperature within the mass transport limited regime for that precursor, deposition using the first process preferably involves proper selection of other deposition parameters, particularly gas flow rate. Proper selection of gas flow rate, in combination with deposition substantially within the mass transport limited regime, has been found to yield films at much higher deposition rates compared to silane, while maintaining a high degree of uniformity. For depositions using silane at temperatures in the kinetic regime, film uniformity depends primarily on the temperature controller set points and, to a much lesser extent, the gas flow rate controller set points. In contrast, for depositions involving higher-order silanes at temperatures substantially within the mass transport limited regime, it has been found that the sensitivity to temperature controller set points and gas flow controller set points is reversed. For example, for depositions using trisilane at temperatures substantially within the mass transport limited regime, tuning the temperature controller set points has much less effect on film uniformity than tuning the gas flow rate controller set points.


When deposition is conducted as described herein, the resulting film is preferably more uniform than a comparable film. As used herein, a “comparable” film is made in a manner that is substantially identical in all meaningful aspects to the inventive film in question, except that silane is used in place of a higher-order silane and/or germane is used in place of a higher-order germane, and the deposition process for each film is individually tuned to take into account the aforementioned differences in sensitivity to temperature and gas flow controller set points. More particularly, when comparing the results of different layers, thickness uniformity is to be measured by the following standard: a randomly selected diameter across a wafer is employed and 49 points along that diameter are measured for deposited layer thickness. No measurements are taken within a 3 mm exclusion zone at the wafer periphery. The range in thickness measurements (e.g., ±6 Å) over those 49 points is then divided by the sum of the maximum thickness measurement plus the minimum thickness measurement from among the 49 points. This non-uniformity is expressed as a percentage herein. When measuring thickness uniformity of a film having a surface that is not accessible to such a measurement, e.g., a film onto which one or more additional layers have been applied, or a film contained within an integrated circuit, the film is cross sectioned and examined by electron microscopy. The film thickness is measured at the thinnest part of the cross sectioned film and at the thickest part, and the range in thickness measurements (e.g., ±6 Å) between these two points is then divided by the sum of the two measurements. This non-uniformity is expressed as a percentage herein. Advantageously, the methods employing the precursors described herein have been found to result in extraordinarily high deposition rates and yet, surprisingly, obtain exceptionally high uniformity and smoothness.


For example, a preferred polycrystalline silicon film is made using trisilane and has greater uniformity at greater deposition rates than a comparable film made from a process separately optimized using silane in place of said trisilane at the same temperature. Similarly, the inventors have separately experimented with and found amorphous silicon (α-Si) layers and epitaxial silicon (epi-Si) layers formed with trisilane to exhibit better uniformity as compared with silane-deposited layers. See FIGS. 15-18 and corresponding text hereinbelow. Likewise, a preferred SiGe film is made using a higher order germane and has greater uniformity than a comparable film made using germane in place of said higher-order germane. Furthermore, higher deposition rates at a lower reaction temperature are also attainable using the silicon and germanium sources disclosed.



FIG. 11 shows that deposition rate is a linear function of the trisilane (referred to as “Silcore™” in some of the figures) flow rate at a deposition temperature of 600° C. and a pressure of 40 Torr. This linearity is a further indication that trisilane deposition is substantially or nearly mass transport limited under these conditions and further indicates very low nucleation times over oxide. FIG. 12 is a plot of film thickness as a function of measurement site for films deposited using trisilane under identical conditions (650° C., 40 torr), except that the deposition time was varied over a range from 90 seconds to 15 seconds as indicated. FIG. 12 shows that, at a fixed trisilane flow rate, exceptional film uniformity is obtained for a wide range of deposition times, indicating that the results are not merely time-averaged but result from the nature of the precursor and selected conditions, and further that emissivity (or other thickness-dependent temperature control) effects do not alter the uniformity, since the layers remain uniform regardless of thickness. FIG. 13 is a plot of the deposition rates obtained using trisilane and diborane (a dopant precursor) at a deposition temperature of 600° C. and a pressure of 40 Torr, over a range of diborane flow rates (zero to 180 sccm). FIG. 13 shows that deposition rates using trisilane are relatively insensitive to the flow rate of the dopant precursor.


The preferred temperature range tends to depend on the particular chemical precursor, with lower temperatures being more appropriate as the thermal stability decreases. For higher-order silanes and higher order germanes, lower temperatures are preferred as chain-length increases. Thus, the preferred temperature range for disilane deposition tends to be higher than for trisilane, which in turn tends to be higher than for tetrasilane, etc. A similar trend holds for the germane series. A preferred temperature for depositing trisilane is higher than about 350° C., preferably higher than about 450° C. in order to minimize hydrogen content in the resulting film. More preferably, in order to attain deposition near or within the mass transport limited regime, temperatures are maintained higher than about 525° C., even more preferably higher than about 550° C., most preferably higher than about 600° C. The process may be carried out at a temperature above 700° C., but a temperature of about 700° C. or less is preferred. Preferred temperatures are thus in the range of 450° C. to about 700° C., more preferably in the range from about 525° C. to about 650° C. For any particular chemical precursor or mixture thereof, the most preferred temperature range may be found through routine experimentation, following the guidelines provided herein. It will be understood that the listed temperatures are preferred for thermal CVD. Lower temperatures will be appropriate for plasma assisted deposition processes, depending upon the level of hydrogen incorporation that is acceptable for the application.


Selection of the deposition temperature can also depend partly upon the desired crystallinity in the layer being deposited. For example, predominantly crystalline silicon can be deposited in the range of about 620° C. to 800° C., which is clearly within the mass transport limited regime, as discussed above. More preferably, polysilicon deposition is conducted between 650° C. and 750° C. Lower temperatures can be used for amorphous silicon deposition, but preferably temperatures are selected to remain at least substantially mass transport limited (i.e., preferably at higher than 525° C. for the preferred conditions). Epitaxial silicon is largely dependent upon the purity of the surface upon which deposition is to take place. Namely, as will be recognized by the skilled artisan, an extremely clean single-crystal surface, such as the upper surface of a previously-deposited epitaxial layer or the upper surface of a single crystal wafer, enables epitaxial deposition at a large range of temperatures, depending upon flow rates, pressure, etc. Typically, epitaxial deposition upon a suitable surface can take place between 500° C. and 1160° C. It is preferred to employ the lower temperature ranges, such as from about 500° C. to about 750° C., for reasons of consideration of thermal budgets. See FIGS. 15-18 and corresponding text hereinbelow.


Preferably, deposition is carried out using a chemical precursor e.g., higher-order silane and/or higher-order germane, at a temperature that is effective to achieve higher deposition rates and/or more uniform films, as compared to comparable films made using silane and/or germane.


Deposition of these chemical precursors may be suitably conducted according to the various vapor deposition methods known to those skilled in the art, but the greatest benefits are obtained when deposition is conducted according to the improved chemical vapor deposition (CVD) process techniques taught herein. The disclosed processes may be suitably practiced by employing CVD, including plasma-enhanced chemical vapor deposition (PECVD) or thermal CVD, utilizing a feed gas comprised of a Si- and/or Ge-containing chemical precursor to deposit a Si- and/or Ge-containing film onto a substrate contained within the CVD chamber. In a preferred embodiment, the gas is comprised of trisilane and a Si-containing film is deposited. In another preferred embodiment, the gas is comprised of a higher-order silane and a higher-order germane, and a SiGe film is deposited.


A suitable manifold may be used to supply feed gas(es) to the CVD chamber. Experimental results described herein were conducted in a CVD chamber with horizontal gas flow, and preferably the chamber is a single-wafer, horizontal gas flow reactor, preferably radiatively heated. Suitable reactors of this type are commercially available, and preferred models include the Epsilon™ series of single wafer epitaxial reactors commercially available from ASM America, Inc. of Phoenix, Ariz. While the processes described herein can also be employed in alternative reactors, such as a showerhead arrangement, benefits in increased uniformity and deposition rates have been found particularly effective in the horizontal, single-pass, laminar gas flow arrangement of the Epsilon™ chambers.


The chemical precursors are preferably supplied to the CVD chamber in the form of a feed gas or as components of a feed gas, at the temperatures and pressures used for deposition. The total pressure in the CVD chamber is preferably in the range of about 0.001 Torr to about 700 Torr, more preferably in the range of about 0.1 Torr to about 200 Torr, most preferably in the range of about 1 Torr to about 60 Torr. The partial pressure of each Si- and/or Ge-containing chemical precursor is preferably in the range of about 1×10−6% to about 100% of the total pressure, more preferably about 1×10−4% to about 100%, same basis. At much lower pressures than 1 Torr (as is typical for batch LPCVD processes), high conformality can be achieved, but it is difficult to nucleate continuous layers. On the other hand, at much higher pressure ranges (e.g., atmospheric), it has been found that nucleation also appears to be less rapid. The preferred ranges achieve a fine balance of temperature control insensitivity to patterned wafers and attendant emissivity effects, while obtaining very fast nucleation over oxides, particularly using trisilane. Surprisingly, conformality remains excellent at the preferred pressure ranges using trisilane for CVD, despite much higher pressures than those employed in LPCVD processes. The partial pressure of each carbon source, if any, is preferably in the range from 0% to about 1% of the total pressure, more preferably about 1×10−6% to about 0.1%, same basis. If used, the partial pressure of the carbon source is preferably effective to provide the resulting Si-containing and/or Ge-containing film with a carbon content of about 20% or less (10% or less for single crystal materials), even more preferably about 10% or less (5% or less for single crystal materials), where the percentages are by weight based on total film weight.


Referring to FIG. 21, the feed gas can also include gases other than chemical precursor(s) and carbon sources, such as inert carrier gases 505. Exemplary carrier gases include helium, argon, krypton and neon. Hydrogen is most preferred as a carrier gas for the processes described herein, particularly for single crystal materials. Nitrogen can also be employed for polycrystalline and amorphous film deposition. Other compounds can be present in the feed gas as desired. Preferably the gas is further comprised of one or more compounds selected from the group consisting of silane, disilane, tetrasilane, germane, digermane, trigermane, NF3, monosilylmethane, disilylmethane, trisilylmethane, tetrasilylmethane, and a dopant precursor.


Dopant precursors include diborane, deuterated diborane, phosphine, and arsine. Silylphosphines [(H3Si)3−xPRx] and silylarsines [(H3Si)3−xAsRx] where x=0-2 and Rx=H and/or D are preferred dopant sources of phosphorous and arsenic. SbH3 and trimethylindium are preferred sources of antimony and indium, respectively. Such dopants and dopant sources are useful for the preparation of preferred films such as boron-, phosphorous-, antimony-, indium-, and arsenic-doped silicon, SiGe and SiGeC films, by the methods described herein. The dopant concentration in these materials, when doped, is preferably in the range of from about 1×1014 to about 1×1022 atoms/cm3. Dopants can be incorporated using very low concentrations of the dopant sources, e.g., as mixtures in hydrogen with concentration ranging from about 1 ppm to about 1%, by weight based on total. These diluted mixtures can then be delivered to the reactor via a mass flow controller with set points ranging from 10 to 200 standard cubic centimeters per minute (sccm), depending on desired dopant concentration and dopant gas concentration. The dopant source is also preferably further diluted in the carrier gas delivered to the reactor with the silicon/germanium/carbon sources. Since typical flow rates often range from about 20 standard liters per minute (SLM) to about 180 SLM, the concentration of the dopant used in a typical process is typically very small.


The relative partial pressures of the chemical precursors (and carbon source, if any) can be held relatively constant over the course of depositing the Si-containing and/or Ge-containing film, or can be varied to produce a graded film that has differing amounts of Si and/or Ge as a function of depth within the thickness of the film. Preferably, the film has a thickness in the range of about 10 Å to about 5,000 Å. The elemental composition of the film may vary in a stepwise and/or continuous fashion. Film thickness may be varied according to the intended application as known in the art, by varying the deposition time and/or gas flow rates. Whether constant or graded, compound and doped films deposited by the methods described herein have relatively constant composition across a plane at any particular given depth. The “plane” in this sense may undulate if the film is deposited over a patterned substrate.


Deposition of the films described herein is preferably conducted at a rate of about 50 Å per minute or higher, more preferably about 75 Å per minute or higher, most preferably about 100 Å per minute or higher. The resulting Si-containing film is preferably selected from the group consisting of a SiGe film, a SiGeC film, a silicon nitride film (SiN, without implying stoichiometry), a silicon oxide film (SiO, without implying stoichiometry), a silicon oxynitride film (SiON, without implying stoichiometry), a boron-doped film, an arsenic-doped film, a phosphorous-doped film, and a film having a dielectric constant of about 2.2 or lower. Methods for making suitable low-k films are disclosed in co-pending and co-owned U.S. application Ser. No. 09/993,024, filed Nov. 13, 2001, the disclosure of which is incorporated herein by reference. The Si-containing film can be amorphous, polycrystalline or epitaxial. Trisilane has been shown to be particularly advantageous for improving deposition rates and uniformity of epitaxial silicon layers.


The preferred embodiments also provide another process for solving the uniformity problems discussed above. Examples of this process are given in FIG. 3 and Example 39, and the process is described more generally here. Through-thickness compositional non-uniformities in deposited films are believed to result from, inter alia, dynamic (as opposed to static) variations in substrate surface temperature. CVD chambers are generally equipped with a temperature controller that is configured to allow programming with a set of temperature control conditions that are kept constant throughout the deposition of a particular layer. This set point temperature is generally selected at the beginning of the process and maintained until the layer is completed. As discussed above, the thickness problem was approached in the past by empirically tuning the deposition conditions e.g., gas flow rate, rotation speed of substrate, power distribution to heating elements, etc., to effectively time-average the thickness effects of the temperature variations.


It has been found that a temperature set point, or a set of reactor conditions affecting temperature control more generally, that results in a film that is relatively uniform in composition and thickness for the first 5 Å to 1,000 Å of film deposition can be found empirically, but the film then typically becomes less uniform as deposition continues. The reasons for this are not well understood, and this invention is not limited by theory, but emissivity and other properties of the substrate, that change as a function of deposition time, can affect the temperature control system. This, in turn, can produce temperature variations that result in compositional and thickness variations.


Whatever the reason for the shift to less uniform deposition, it has now been found that a layer-by-layer approach can be used to produce films having greater uniformity. In accordance with this embodiment, a set of empirically-determined temperature set points T1, T2, T3, etc. can be determined on a layer-by-layer basis. A single film, having a single function at a particular point in an integrated circuit, is broken down into several layers during the empirical determination and optimal set points are determined for each layer. Accordingly, temperature control variations caused by the growing thickness of the film can be compensated by use of separately optimized set points during the deposition process.


Such an empirical determination can be conducted by first depositing a first layer on each of a number of separate workpieces using various temperature set points, then measuring the thickness and compositional variation of the first layer on each workpiece to identify which set point resulted in the most uniform layer. The target thickness of the layer may vary as desired, e.g., from about 50 Å to about 1,000 Å, preferably about 100 Å to about 700 Å, depending on the level of uniformity required for the particular application.


A first layer is then prepared on several more workpieces at the identified set point T1 to serve as substrates for the empirical determination of the second set point T2. As in the determination of T1, a second layer is deposited onto the first film of each of these workpieces using various temperature set points, then the thickness and compositional variation of each layer is measured to identify which second set point resulted in the most uniform second layer. As above, the target thickness of the second layer may vary as desired, e.g., from about 50 Å to about 1,000 Å, preferably about 100 Å to about 700 Å, depending on the level of uniformity required for the particular application. The process can then be halted, if the optimized first and second layers form a multi-layer film having the desired thickness and degree of uniformity. If a thicker film is desired, the process can be continued by, e.g., preparing a batch of workpieces having two layers deposited at the first two identified set points T1 and T2, depositing a third layer onto the second layer of each workpiece using various temperature set points, measuring the thickness and compositional variation of each layer to identify which third set point T3 resulted in the most uniform third layer, etc.


Temperature set point is used herein as an example of a temperature control variable that is normally kept constant during a deposition process, but that can be varied during deposition by the empirical process taught above. This empirical process can also be applied to other temperature control variables that are normally kept constant during a single film deposition process, such as temperature offsets for a PID controller or PID coefficient(s).


Process variables such as gas flow rate, gas flow distribution, partial pressure and gas composition are preferably varied in processes similar to that described above for identifying the temperature set point, or during the same experiments, in order to identify the desired deposition conditions for each layer. Preferably, experimental design methods are used to determine the effect of the various process variables and combinations thereof on uniformity and/or deposition rate. Experimental design methods per se are well-known, see e.g., Douglas C. Montgomery, “Design and Analysis of Experiments,” 2nd Ed., John Wiley and Sons, 1984. For a particular process, after the effect of the various process variables and combinations thereof on layer uniformity and/or deposition rate has been determined by these experimental design methods, the process is preferably automated by computer control to ensure batch-to batch or wafer-to-wafer consistency. Most preferably, the process improvements result from in-situ, stepwise or dynamic adjustments to the process variables mentioned above. This empirical method of tuning process variables to individually improve the properties of the layers has been found to improve the properties of the overall single structural or functional film (comprising multiple layers from a process standpoint) regardless of any theory expressed herein. Therefore, the functioning of this embodiment does not depend on the correctness or incorrectness of any theory.


Referring to FIG. 21, having determined the desired set points T1, T2, T3, T4, etc., the preferred embodiment may be practiced using a CVD chamber 510 that is equipped with a temperature controller 515 configured to allow programming with multiple temperature set points for a single recipe. The process is preferably conducted by entering a temperature set point T1 into a temperature controller 515 and introducing a first gas comprised of X1% of a first Si-containing chemical precursor to the CVD chamber 510; where X1 is in the range of about 0 to about 100. A first Si-containing layer is then deposited onto a substrate 520 contained within the chamber 510. The process is preferably continued by entering a temperature set point T2 into the temperature controller 515, introducing a second gas comprised of X2% of a second Si-containing chemical precursor to the CVD chamber 510, and depositing a second Si-containing layer onto the first Si-containing layer, thereby forming a multi-layer Si-containing film. The second Si-containing chemical precursor may be chemically identical to the first Si-containing chemical precursor or may be different, as discussed below and illustrated by FIG. 3 and Example 39.


The process can be continued further by, e.g., entering a temperature set point T3 into the temperature controller, introducing a third gas comprised of X3 % of a third Si-containing chemical precursor to the CVD chamber, and depositing a third Si-containing layer onto the second Si-containing layer, and so on, producing as many layers as desired.


Preferred Si-containing chemical precursors include higher order silanes as described elsewhere herein, as well as conventional chemical precursors such as silane. Preferably at least one of the first Si-containing chemical precursor and the second Si-containing chemical precursor is selected from the group consisting of silane, disilane and trisilane. At least one of the first gas, second gas and third gas is preferably comprised of a compound selected from the group consisting of germane, digermane, trigermane, NF3, monosilylmethane, disilylmethane, trisilylmethane, tetrasilylmethane, and a dopant precursor, as described elsewhere herein. Preferably, the amount of each Si-containing chemical precursor Xn, for X1 %, X2 %, X3 %, X4 %, etc., in the gas is independently in the range of about 1×10−6% to about 100%, preferably about 1×10−4% to about 100%, by volume based on total volume, at any particular stage of the deposition process.


The substrate preferably has a temperature of about 350° C. or higher, more preferably in the range of 450° C. to about 700° C. The CVD chamber is preferably a single-wafer, horizontal gas flow reactor. The resulting multiple layer Si-containing film is preferably selected from the group consisting of a microdot, a SiGe film, a SiGeC film, a SiN film, a silicon-oxygen film, a silicon-oxygen-nitrogen film, a boron-doped film, an arsenic-doped film, a phosphorous-doped film, and a film having a dielectric constant of about 2.2 or lower. Methods for making suitable low-k films are disclosed in co-pending and co-owned U.S. application Ser. No. 09/993,024, filed Nov. 13, 2001, the disclosure of which is incorporated herein by reference.


The processes of the preferred embodiments may be practiced by depositing the multiple layers of the film in a stepwise or continuous fashion. Advantageously, when the deposition is paused to adjust the temperature set point, process variables such as flow rate, partial pressure and gas composition can also be adjusted as desired to produce films having various compositions. For instance, the deposited film may have a homogenous or uniform composition as discussed above, or may vary in composition step-wise or continuously. The identity of the Si-containing chemical precursor can be altered during the pause, and/or the amount in the gas X1 %, X2 %, X3 %, X4 %, etc. can be varied. In a preferred embodiment, the process involves the growth of a graded germanium concentration layer by non-continuous or step-wise changes in germanium concentration, preferably achieved by preparing a superlattice with discontinuous periodicity by depositing layers of selected germanium concentration on top of each other. Example 39, in conjunction with Example 43 below, illustrates this embodiment.


It will be understood that the overall “film” of this embodiment constitutes a single structural film from the point of view of its function in an integrated circuit, and will typically have a similar composition throughout its thickness. Similar composition, for defining a single film formed by the stepwise deposition process described above, thus encompasses graded films wherein the same constituents have different concentrations at different points through the thickness of the film.


Methods of determining film uniformity and deposition rates are well known. Deposition rates may be determined by measuring the average thickness of the film as a function of time and can be expressed in units of angstroms per minute (Å/min.). Preferred deposition rates are about 20 Å/min. or greater, more preferably about 50 Å/min. or greater, most preferably 100 Å/min. or greater. Suitable methods for measuring film thickness include multiple-point ellipsometric methods. Instruments for measuring film thickness are well known and commercially available and preferred instruments include the NanoSpec® series of instruments from Nanometrics, Inc., Sunnyvale, Calif.


The term “uniformity,” as used herein to refer to the uniformity of deposited films, is used to refer to both thickness uniformity and compositional uniformity. Film thickness uniformity is preferably determined by making multiple-point thickness measurements, determining the mean thickness, and determining the average amount that the multiple measurements differ from the mean. To enable comparisons, the result can be expressed as percent non-uniformity. Preferably, the percent non-uniformity is about 10% or less, more preferably about 5% or less, most preferably about 2% or less. Compositional uniformity may be determined using electrical measurements (i.e. 4-point probe), SIMS (Secondary Ion Mass Spectrometry), RBS (Rutherford Backscattering Spectroscopy), Spectroscopic Ellipsometry and/or high resolution X-ray diffractometry (HR-XRD).


When comparing one Si-containing film to another, or one deposition process to another, compositional uniformity is measured using SIMS across a circular wafer substrate onto which the Si-containing has been deposited. SIMS measurements are made at three locations: one at the center of the wafer, one at a point midway between the center and the edge (“r/2”), and one at a point 3 millimeters from the edge (“3 mm edge exclusion”). For each non-silicon element in question, the amount of that element at each location is then determined from the SIMS data, and the resulting value expressed in atomic % based on total. The three values are then averaged, and the standard deviation determined.


For a given Si-containing film or deposition process, compositional non-uniformity is the standard deviation divided by the sum of the maximum and minimum measured values, and the result expressed as a percentage. For example, if the three values are 3 atomic %, 5 atomic %, and 10 atomic %, the compositional non-uniformity is 28% because the sum of the minimum and maximum values is 13 and the standard deviation is 3.6 (3.6/13=28%). Preferred values of compositional non-uniformity vary, depending on the amount of the element in the Si-containing film. If the amount of element is 1 atomic % or greater, the compositional non-uniformity for the Si-containing film is preferably about 25% or less, more preferably about 20% or less, even more preferably about 15% or less, most preferably about 10% or less. Ge content in SiGe films, for example, will typically represent greater than about 1 atomic % of such films, such that the above preferences apply to SiGe films. If the amount of element is in the range of 0.001 atomic percent up to 1 atomic %, the compositional non-uniformity for the Si-containing film is preferably about 100% or less, more preferably about 75% or less, even more preferably about 50% or less, most preferably about 25% or less. If the amount of element is below 0.001 atomic percent, the compositional non-uniformity for the Si-containing film is preferably in the range of about 400% or less, more preferably about 300% or less, even more preferably about 200% or less, most preferably about 100% or less. Ge content in graded SiGe films, for example, may vary over a broad range, and thus more than one of the above ranges may apply depending on the profile.



FIG. 14 is a Rutherford Backscattering spectrum (elastic recoil detection, ERD) of an amorphous silicon film deposited using trisilane at a deposition rate of 1306 Å per minute and a pressure of 40 Torr, at a deposition temperature of 600° C. The solid lines are the raw data from the film and the dashed line is a model generated from the data simulation software RUMP™ for an assumed residual hydrogen concentration of 0.5 at. %. The raw data indicate slight surface contamination, possibly due to absorbed hydrocarbons and/or moisture, but the spectrum indicates that the residual hydrogen concentration within the film is below detection limits, corresponding to a hydrogen concentration of less than 0.2 atomic %.



FIG. 15 shows X-ray diffraction spectra for a series of silicon films deposited using trisilane at deposition temperatures of 600° C., 650° C., 700° C. and 750° C. (bottom to top of FIG. 15, respectively). The X-ray diffraction patterns show that the film deposited at 600° C. was amorphous, the film deposited at 650° C. was partially crystalline, and that the films deposited at 700° C. and 750° C. were increasingly more crystalline. FIG. 16 shows a reproduction of a transmission electron photomicrograph of a cross section of the film deposited at 750° C. (middle layer), showing that it has a relatively high degree of film thickness uniformity, despite thinness, in a polycrystalline film deposited using trisilane. A selected area diffraction (SAD) pattern of the film (FIG. 17) shows no preferential orientation within the film, indicating that it was polycrystalline.



FIG. 18 shows a reproduction of a scanning electron photomicrograph of a cross section of an amorphous silicon film deposited using trisilane at 600° C. and 40 Torr. The film was deposited onto a curved substrate and shows excellent conformality even into deep, narrow seams.


In another embodiment, higher-order silanes may also be employed for the CVD synthesis, preferably low temperature, low pressure CVD, of silicon nitride (SiN) materials with compositions ranging from almost pure silicon to Si3N4. Preferred nitrogen sources include chemical precursors such as (H3Si)3N (trisilylamine), ammonia, atomic nitrogen, and NF3. Atomic nitrogen is preferably generated using a remote microwave radical generator. The relative amounts of nitrogen source and higher-order silane introduced to the CVD chamber are preferably selected to provide the resulting SiN film with a greater degree of uniformity than a comparable film made using silane in place of the higher-order silane. In a preferred embodiment, atomic nitrogen is introduced continuously, and trisilane is introduced either continuously or in pulses, preferably in one or more pulses. It has been found that greater film uniformity can be obtained by introducing the higher-order silane in pulses, and that extremely thin, highly uniform SiN films can be obtained by intermittent CVD, as demonstrated in the Examples below. Preferred SiN films prepared in accordance with this embodiment have a thickness in the range of about 10 Å to about 300 Å, more preferably about 15 Å to about 150 Å.


The use of these nitrogen sources as chemical precursors in conjunction with trisilane, especially at low temperatures, enables the deposition of SiN materials with a minimal number of N—H bonds in the thin film at deposition rates much higher than those afforded by processes which employ traditional Si sources such as silane. Similar results can be found with other higher-order silanes. For deposition temperatures in excess of 450° C., hydrogen content is preferably less than 4 atomic %, more preferably less than about 2 atomic % and most preferably less than about 1 atomic %. Preferably, deposition is conducted in the mass transport limited regime, as discussed above.


In another embodiment, higher-order silanes may also be employed for the CVD synthesis, preferably low temperature, low pressure CVD, of silicon oxide materials and silicon oxynitride materials. The low temperature/high growth rate advantages of higher-order silanes, especially under low pressure CVD conditions, provide a manufacturing advantage over processes based upon silane. The oxygen source(s) can include ozone, oxygen, water, nitric oxide, nitrous oxide, hydrogen peroxide and the like. The nitrogen sources for the introduction of nitrogen into these materials include trisilylamine, atomic nitrogen, ammonia, and NF3 (as described above). Such oxygen and nitrogen sources can be employed continuously or in discrete steps or in a method involving a combination of these processes. Preferably, deposition is conducted in at least the nearly mass transport limited regime, as discussed above. Deposition using trisilylamine and trisilane is preferably conducted in the range of about 350° C. to about 750° C., more preferably about 400° C. to about 700° C., most preferably about 450° C. to about 650° C. Deposition using NF3 and trisilane is preferably conducted in the range of about 300° C. to about 750° C.; more preferably about 350° C. to about 700° C., most preferably about 400° C. to about 650° C.


While separate examples are not given for the deposition of oxides and oxynitrides, the skilled artisan will readily appreciate that the principles disclosed herein and as described above for silicon nitride and silicon germanium compound layers are equally applicable to silicon oxide deposition. Similarly, the advantages of trisilane with respect to lower activation energies and lower temperatures for achieving mass transport limited deposition have value for vapor deposition, and particularly chemical vapor deposition, of various silicon compound materials.


A preferred embodiment provides films useful in the microelectronic industry for various applications. A preferred Si-containing film has a thickness non-uniformity of less than about 2% and a compositional non-uniformity as described above, with respect to different proportions of elements in the film. Films such as described herein are useful in various applications, e.g., as a transistor gate electrode. The layers described herein are particularly useful for forming critical device layers in integrated circuits, such as gate layers in integrated transistors. Other examples include semiconductor layers in heterojunction bipolar transistors (HBT's). Processes for making such integrated circuits from such films are known to those skilled in the art. These integrated circuits may be incorporated into computer systems by methods known to those skilled in the art and thus a further preferred embodiment provides a computer system comprised of one or more of such integrated circuits.



FIG. 1 is a flow diagram showing a preferred process flow in which deposition processes described herein can be employed. A gate dielectric is formed 100 over a semiconductor substrate. The gate dielectric is cleaned 110, if necessary, and a silicon-containing layer is deposited 120, as described herein, preferably including flowing trisilane. An optional further metal layer can also be deposited 130 over the Si-containing, if desired for improved lateral signal transmission. These multiple layers are then photolithographically patterned 140, and fabrication continues 150.



FIG. 2 illustrates a gate stack 200 formed by the process of FIG. 1. A gate dielectric 210 is formed over a semiconductor substrate 220. An electrically doped Si-containing film 230 is formed over the gate dielectric 210 and an optional metal layer 240 is positioned over the Si-containing film 230 to form the gate stack 200. The stack 200 is then patterned to form gate electrodes (not shown in FIG. 2) and the fabrication of the integrated circuit is continued.


Desirably, the gate dielectric 210 comprises at least one high k material, with a dielectric constant greater than 5 and more preferably greater than 10. Exemplary materials comprise aluminum oxide, hafnium oxide and zirconium oxide, preferably formed by atomic layer deposition (ALD) for high quality, pinhole free layers. Advantageously, the use of trisilane at or near the mass transport limited regime, particularly in conjunction with a higher-order germane, compensates for slow nucleation times of traditional silicon deposition over such high k materials.


In another example, epitaxial Si-containing layers are deposited, flowing trisilane, over single-crystal substrates. Silicon layers and heteroepitaxial SiGe, SiC and SiGeC layers can be deposited by processes described herein.


Another preferred embodiment provides an apparatus for depositing a Si-containing material on a surface. Referring to FIG. 21, this apparatus 500 comprises a CVD chamber 510, a vessel 525 containing trisilane 530, a feed line 535 operatively connecting the vessel 525 to the CVD chamber 510 to allow passage of the trisilane from the vessel 525 to the CVD chamber 510, and a temperature controller 540 operatively disposed about said vessel 525 and maintained at a temperature in the range of about 10° C. to about 70° C., preferably 15° C. to about 52° C., to thereby control the vaporization rate of the trisilane 530. Examples of suitable temperature controllers 540 include thermoelectric controllers and/or liquid-filled jackets. Preferably, the CVD chamber 510 is a single-wafer, horizontal gas flow reactor. Preferably, the apparatus is also comprised of a manifold 545 operatively connected to the feed line 535 to control the passage of the trisilane 530 from the vessel 525 to the chemical vapor deposition chamber 510. Preferably, a heat source 550 is operatively disposed about the feed line 535 and the gas lines are heated to about 35° C. to about 70° C., more preferably between about 40° C. and 52° C., to prevent condensation at high gas flow rates. Preferably, as shown, trisilane 530 is introduced by way of a bubbler used with a carrier gas to entrain trisilane vapor, more preferably a temperature-controlled bubbler, most preferably a temperature-controlled bubbler in combination with heated gas lines to deliver trisilane 530.


EXAMPLES

The following examples were conducted using an ASM Epsilon 2000™ horizontal flow epitaxial reactor system, configured with a Bernoulli wand wafer transfer system, purge-only load locks, a non-slide concave susceptor, a ‘square’ pre-heat ring, adjustable spot lamps and independently tunable gas inlet injectors. The Si-containing and Ge-containing precursors were supplied to the chamber in a feed gas that also contained hydrogen and a diborane dopant. About 120 sccm of 1% B2H6 in H2 was diluted in 2 slm H2 and 120 sccm of this mixture was introduced into the reactor, mixed with 20 slm H2 and the precursor, and deposited onto a rotating substrate under the flow rate conditions as shown in the examples. Deposition rates were estimated from oxygen and boron depth profiles using SIMS measurements and optical ellipsometer measurements (Nanometrics).


Examples 1-4

Si-containing films were deposited using trisilane as chemical precursor according to the parameters shown in Table 1. The deposition temperature was 700° C., well within the mass transport limited regime for trisilane. However, the resulting films were not uniform and instead had a concave deposition profile (thin in middle and thicker at edges) because the flow rate was inadequate (under these particular deposition conditions) to provide a uniform film.















TABLE 1








Flow Rate






Temp.
Pressure
Set Point


Deposition


No.
(° C.)
(Torr)
(sccm)
Precursor
Substrate
Profile







1
700
40
50
Si3H8
SiO2
Concave


2
700
40
45
Si3H8
SiO2
Concave


3
700
40
15
Si3H8
SiO2
Concave


4
700
40
25
Si3H8
SiO2
Concave









Examples 5-15

Si-containing amorphous films were deposited using trisilane and silane as chemical precursors and diborane as a dopant according to the parameters shown in Table 1. About 120 sccm of 1% B2H6 in H2 was diluted in 2 slm H2 and 120 sccm of this mixture was introduced into the reactor where it was mixed with 20 slm H2 and trisilane or silane at the flow rate shown in Table 2. These results show that much higher deposition rates were generally obtained at a given temperature using trisilane, as compared to silane, even when the flow rate for trisilane was lower than that for silane.















TABLE 2








Flow Set


Deposition



Temp.
Pressure
Point


Rate


No.
(° C.)
(Torr)
(sccm)
Precursor
Substrate
(Å/min.)





















 5C
650
40
50
SiH4
SiO2
46


 6C
650
40
50
SiH4
Si<100>
68


 7
650
40
50
Si3H8
Si<100>
462


 8C
600
40
50
SiH4
SiO2
19


 9C
600
40
50
SiH4
Si<100>
9


10
600
40
20
Si3H8
SiO2
359


11
600
40
15
Si3H8
Si<100>
181


12C
550
760
25
SiH4
SiO2
<1


13C
550
40
50
SiH4
SiO2
7


14
550
40
30
Si3H8
SiO2
287


15C
550
40
50
SiH4
SiO2
2









Examples 16-19

Si-containing films were deposited using trisilane and silane as chemical precursors, according to the parameters shown in Table 3. Deposition times were adjusted so that the films each had an average thickness of about 500 Å. Deposition rates were determined by measuring average film thickness using a Nanometrics ellipsometer and then dividing this number by the deposition time. Film non-uniformity was determined from a 49-point thickness map of the film thickness. The results show that a much more uniform film was obtained at a much higher deposition rate by using trisilane at the indicated temperature in place of silane. This is true at 550° C., but dramatically more so at 600° C.













TABLE 3









Deposition Rate


No.
Precursor
Temp. (° C.)
% Non-Uniformity
(Å/min.)



















16C
SiH4
600
5.93
18.6


17
Si3H8
600
0.83
372


18C
SiH4
550
8.5
7.4


19
Si3H8
550
7.31
287









Examples 20-38

Examples 1-19 are repeated except that SiGe films are obtained by using a mixture of 80% trisilane and 20% digermane in place of trisilane alone, and by using a mixture of 80% silane and 20% germane in place of silane. Higher deposition rates were observed than with the use of trisilane or silane alone.


Example 39

A SiGe film is prepared by superlattice growth with discontinuous periodicity as follows, with reference to the flow chart shown in FIG. 3. A Si <100> substrate is prepared 300 by performing an ex-situ hydrogen-fluoride (HF) last clean to remove the native oxide layer, followed by introducing the substrate into a reactor chamber under a high flow of ultra-pure hydrogen gas. The wafer is rotated at 60 rpm while the wafer is heated to about 900° C. under a high flow of hydrogen gas (to remove any contaminants from the substrate surface). The wafer is cooled and allowed to stabilize at 700° C. and an arsenic-doped silicon buffer layer about 300 Å thick is grown using trisilane and trisilylarsine under mass transport limited conditions.


The wafer temperature is adjusted 310 by cooling under hydrogen flow to 600° C. The first period of SiGe superlattice is grown 320 using 98% disilane and 2% digermane. A second period of SiGe superlattice is grown 330 using 85% trisilane and 15% digermane.


Under a flow of hydrogen, the set point temperature is lowered 340 by 3° C. and the wafer is allowed to stabilize for 30 seconds. A third period of SiGe superlattice is grown 350 using 75% trisilane and 25% digermane.


Under a flow of hydrogen, the set point temperature is lowered 350 by 3° C. and the wafer is allowed to stabilize for 30 seconds. A fourth period of SiGe superlattice is grown 370 using 65% trisilane and 35% digermane. A fifth period of SiGe superlattice doped with carbon and boron is grown 380 using 85% trisilane, 12% digermane, 2% diborane and 1% disilylmethane. Under a flow of hydrogen, the reactor is purged 390 for 30 seconds. A sixth period of SiGe superlattice is grown 400 using 90% trisilane and 10% digermane.


Under a flow of hydrogen, the temperature set point is increased 410 to 650° C. and the relative powers of the lamp banks are adjusted slightly to maximize the within-wafer uniformity of the silicon cap layer to be grown 420. The wafer is allowed to stabilize for 30 seconds. The silicon cap layer is grown using 100% trisilane. The wafer is removed 430 from the reactor and next wafer is processed.


Example 40

A Si-containing film having a mean thickness of 1,038 Å was deposited using trisilane and germane as chemical precursors at a deposition temperature of 650° C. and a pressure of 40 torr. The set points for gas flow injectors had been empirically tuned in the usual manner in a series of previous runs. The resulting SiGe film had a thickness non-uniformity of 0.37% (range of 8 Å) as measured by a 49 point linear dimension scan with 6 mm edge exclusion. FIG. 4 is a plot of film thickness as a function of measurement site for this film.


Example 41 (Comparative)

A Si-containing film was deposited onto a SiO2 substrate (without a nucleation layer) at a temperature of 600° C. using silane and germane as precursors. The surface roughness of the resulting SiGe film (as measured by atomic force microscopy) was 226 Å for a 10 micron×10 micron scan area. Scanning electron microscopy (SEM) of the SiGe film revealed pyramidal, faceted grains indicative of an island-type deposition, as demonstrated in the SEM micrographs shown in FIGS. 5 and 6.


Example 42

A Si-containing film was deposited at 600° C. as described in Example 41, but trisilane and germane was used in place of silane and germane as precursors. The surface roughness of the resulting SiGe film (as measured by atomic force microscopy) was 18.4 Å for a 10 micron×10 micron scan area. SEM of the SiGe film revealed a much more uniform surface, as demonstrated in the SEM micrographs shown in FIGS. 7 and 8 (same magnifications and tilt angles as FIGS. 5 and 6, respectively).


Examples 43-63

A series of Si-containing films were deposited onto a SiO2 substrate (without a nucleation layer) at a pressure of 40 torr using trisilane and germane. The trisilane flow rate was constant at 77 sccm (hydrogen carrier, bubbler) for the examples of Table 4. Germane flow (10% germane, 90% H2) and deposition temperature were varied as shown in Table 4. Germanium concentration (atomic %) and thickness of the resulting SiGe films were determined by RBS, and surface roughness was determined by atomic force microscopy (AFM). The results shown in Table 4 demonstrate that highly uniform films can be prepared over a range of temperatures and flow rate conditions, particularly over a range of germane concentration.















TABLE 4










Deposition




Temp.
Germane

Thickness
Rate
Roughness


No.
(° C.)
Flow (sccm)
% Ge
(Å)
(Å/min)
(Å)





















43
450
25
5.0
 34*
8.5
3.2


44
450
50
7.5
 34*
11
4.1


45
450
100
11
 59*
15
3.7


46
450
100
11
 53*
13
nd


47
500
25
6.0
190
63
7.8


48
500
50
10
230
77
9.1


49
500
100
13.5
290
97
8.3


50
500
100
13.5
 380*
127
7.2


51
550
25
6.0
630
315
5.2


52
550
50
9.5
670
335
13.6


53
550
100
14
900
450
12.1


54
550
100
14
1016 
508
9.4


55
600
25
7.0
1160 
580
8.1


56
600
50
13
1230 
615
25.7


57
600
100
19
1685 
843
31.8


58
650
25
11
630
630
23.3


59
650
50
17
800
800
31.5


60
650
100
27
1050 
1050
50.2


61
700
25
11
680
680
18.1


62
700
50
18
835
835
37.8


63
700
100
31
960
960
44.9





*Thickness measured by optical technique


nd: not determined






Examples 64-78

A series of Si-containing films were deposited on the native oxide of Si <100> substrates under the conditions shown in Table 5 using trisilane and ammonia (Examples 64-77) or silane and ammonia (comparative Example 78). The carrier gas flow was 30 slm and the ammonia flow rate was 7 slm. Table 5 shows the observed deposition rates and refractive indices (“RI”) for the resulting SiN films, as well as the atomic ratio of silicon to nitrogen (“Si/N”) and the hydrogen content (“% H”, atomic percent) of selected films.

















TABLE 5






Pres-


Silicon
Deposition






sure
Temp.
Car-
source/flow
Rate,





No.
(Torr)
(° C.)
rier
rate (sccm)
Å/min.
Si/N
% H
RI























64
20
675
N2
Trisilane/20
124
0.88
4
2.074


65
20
725
N2
Trisilane/20
149
0.85
4
2.034


66
20
725
N2
Trisilane/80
585
0.95
4
2.182


67
20
725
H2
Trisilane/80
611
1.0 
2.2
2.266


68
20
775
N2
Trisilane/20
158
0.88
4
2.010


69
20
775
H2
Trisilane/20
117
0.88
3
1.999


70
20
775
N2
Trisilane/40
308
0.85
4
2.053


71
20
775
N2
Trisilane/80
582
0.88
4
2.101


72
20
775
H2
Trisilane/80
600
0.88
3.5
2.146


73
20
775
N2
Trisilane/160
1050
0.88
4
2.141


74
20
775
H2
Trisilane/160
1283
0.92
3.5
2.281


75
20
775
N2
Trisilane/80
346
nd
nd
2.006


76
100
775
N2
Trisilane/160
589
nd
nd
2.028


77
100
775
H2
Trisilane/160
244
nd
nd
2.012


78
100
775
N2
Silane/40
208
nd
nd
2.007





nd: not determined






The values for Si/N and % H were determined by Rutherford Backscattering (RBS). FIG. 19 is a representative RBS spectrum (2 MeV He++) of a silicon nitride sample deposited using trisilane at 775° C. and 20 Torr. An ERD spectrum obtained using Elastic Recoil Detection (ERD) is shown in FIG. 20. These Figures show both the raw data and simulations based on the RUMP modeling program that enable quantification of the silicon, nitrogen, and hydrogen concentrations. The simulations indicate that the film has a stoichiometry of about Si45N51H4. The RBS ERD spectrum shown in FIG. 17 also reveals that the hydrogen is distributed uniformly throughout the film.


Examples 79-82

A series of Si-containing materials were deposited onto the native oxide of Si <100> substrates using trisilane and atomic nitrogen. Atomic nitrogen was generated remotely using a commercially available 800 watt microwave radical generator (MRG) and was supplied to the CVD chamber. Trisilane was supplied to the CVD chamber along with the atomic nitrogen via a bubbler using a nitrogen carrier gas at a flow rate of 5 slm (10 slm for Example 82), at the deposition temperatures shown in Table 6. Trisilane was introduced to the chamber either continuously (Example 79) or in pulses (Examples 80-82). Pulsed introduction was accomplished by continuously introducing atomic nitrogen, and introducing trisilane in pulses at intervals of about 1 minute and 30 seconds. Each of the trisilane pulses lasted about 6 seconds, under the flow conditions described above. Each of the resulting SiN films had a stoichiometry in the range of approximately Si43N54-56H3-1.


Table 6 shows the thicknesses, refractive indices and hydrogen levels (atomic %) in the resulting SiN films. The SiN film of Example 79 was not uniform because it was significantly thicker at the center than the edge, and the measured refractive index varied significantly across the surface of the film (higher at center than edge). Uniformity was improved by using the pulsed processes of Examples 80-82. Uniform films can also be obtained using the continuous process by increasing the flow rate of atomic nitrogen and/or decreasing the flow rate of trisilane.













TABLE 6









Film Thickness





Deposition
(Å)
Refractive














No.
Process
Temp. (° C.)
Center
Edge
Index
% H
















79
Continuous
650
869
510
1.97-2.2
2


80
Pulsed
650
324
268
1.98
2


81
Pulsed
600
635
655
1.96
3


82
Pulsed
650
1115
1174
2.02
0.7









Example 83

A thin, uniform, continuous SiN film having a thickness of about 18 Å was deposited at 650° C. at a pressure of 3 torr using remotely generated atomic nitrogen and a single six-second pulse of trisilane, as generally described above for Examples 80-82. The film was coated with epoxy, cross-sectioned and imaged using transmission electron microscopy (TEM), as shown in the TEM photomicrograph of FIG. 9. The film/substrate interface was found to be essentially free of native oxide.


Examples 84-87

A series of epitaxial silicon films were deposited onto cleaned Si <100> substrates using trisilane at a deposition pressure of 40 Torr and various flow rates, and at the deposition temperatures and deposition rates shown in Table 7. High quality epitaxial silicon films were produced, as indicated by the χ-min values obtained from Rutherford Backscattering channeling spectra as shown in Table 7.














TABLE 7








Deposition
Deposition




No.
Temperature (° C.)
Rate (Å/min)
χ-min (%)





















84
550
47
2.7



85
600
50
3.1



86
600
145
2.9



87
650
460
3.2










It will be appreciated by those skilled in the art that various omissions, additions and modifications may be made to the processes described above without departing from the scope of the invention, and all such modifications and changes are intended to fall within the scope of the invention, as defined by the appended claims.

Claims
  • 1. A chemical vapor deposition system comprising: a deposition chamber having a substrate positioned therein;a vessel containing trisilane;a feed line operatively connecting the vessel to the chemical vapor deposition chamber to allow passage of the trisilane from the vessel to the chemical vapor deposition chamber;a source of an inert carrier gas operatively configured for transferring the trisilane through the feed line to the chemical vapor deposition chamber;a first temperature controller programmed to deposit an optionally-doped Si or SiGe film onto the substrate using the trisilane as a feed gas at a temperature higher than 525° C.;a gas flow controller comprising at least one set point, wherein the gas flow controller is set to introduce the trisilane and the inert carrier gas to the chamber at (a) a trisilane partial pressure in the range of about 1×10−4% to about 100% of total pressure in the chamber, and (b) at a flow rate selected to improve deposition rate and film uniformity relative to using silane in place of trisilane; anda temperature-controlled bubbler in gas communication with the source of the inert carrier gas and the vessel containing trisilane.
  • 2. The chemical vapor deposition system as claimed in claim 1, further comprising a second temperature controller operatively disposed about the vessel.
  • 3. The chemical vapor deposition system as claimed in claim 2, wherein the second temperature controller is operatively configured to maintain the trisilane in the vessel at a temperature in the range of about 10° C. to about 70° C.
  • 4. The chemical vapor deposition system as claimed in claim 2, wherein the temperature controller is operatively configured to maintain the trisilane in the vessel at a temperature in the range of about 15° C. to about 52° C.
  • 5. The chemical vapor deposition system as claimed in claim 2, wherein the temperature controller comprises a thermoelectric controller.
  • 6. The chemical vapor deposition system as claimed in claim 2, wherein the temperature controller comprises a liquid-filled jacket.
  • 7. The chemical vapor deposition system of claim 2, further comprising a heat source operatively disposed about the feed line.
  • 8. The chemical vapor deposition system of claim 7, wherein the heat source is operatively configured to maintain the trisilane and the inert carrier gas in the feed line at a temperature in the range of about 35° C. to about 70° C.
  • 9. The chemical vapor deposition system of claim 7, wherein the heat source is operatively configured to maintain the trisilane and the inert carrier gas in the feed line at a temperature in the range of about 40° C. to about 52° C.
  • 10. The chemical vapor deposition system of claim 1, wherein the inert carrier gas is selected from the group consisting of hydrogen, helium, neon, argon, krypton and nitrogen.
  • 11. The chemical vapor deposition system of claim 1, wherein the chemical vapor deposition chamber is a single-wafer, horizontal gas flow reactor.
  • 12. The chemical vapor deposition system of claim 1, wherein the chamber further comprises a plurality of heat lamps operatively configured to maintain the substrate at a temperature of about 550° C. or higher.
  • 13. The chemical vapor deposition system of claim 1, wherein the chamber further comprises a plurality of heat lamps operatively configured to maintain the substrate at a temperature of about 620° C. or higher.
  • 14. The chemical vapor deposition system of claim 1, wherein the chamber further comprises a plurality of heat lamps operatively configured to maintain the substrate at a temperature in the range of 525° C. to about 700° C.
  • 15. The chemical vapor deposition system of claim 1, wherein the chamber further comprises a plurality of heat lamps operatively configured to maintain the substrate at a temperature in the range of 525° C. to about 650° C.
  • 16. The chemical vapor deposition system of claim 1, wherein the chemical vapor deposition system is operatively configured to deposit an epitaxial optionally-doped Si or SiGe film.
RELATED APPLICATION INFORMATION

This application is a divisional of U.S. patent application Ser. No. 10/963,043, filed Oct. 12, 2004, which is a divisional of U.S. patent application Ser. No. 10/074,563, filed Feb. 11, 2002 (now U.S. Pat. No. 6,821,825), which claims priority to: U.S. Provisional Application No. 60/268,337, filed Feb. 12, 2001; U.S. Provisional Application No. 60/279,256, filed Mar. 27, 2001; U.S. Provisional Application No. 60/311,609, filed Aug. 9, 2001; U.S. Provisional Application No. 60/323,649, filed Sep. 19, 2001; U.S. Provisional Application No. 60/332,696, filed Nov. 13, 2001; U.S. Provisional Application No. 60/333,724, filed Nov. 28, 2001; and U.S. Provisional Application No. 60/340,454, filed Dec. 7, 2001; all of which are hereby incorporated by reference in their entireties. This application is related to, and incorporates by reference in their entireties, co-owned and U.S. patent application Ser. No. 10/074,149 (now U.S. Pat. No. 6,716,751); Ser. No. 10/074,722 (now U.S. Pat. No. 7,026,219); Ser. No. 10/074,633 (now U.S. Pat. No. 6,900,115); Ser. No. 10/074,564 (now U.S. Pat. No. 6,962,859); and Ser. No. 10/074,534 (now U.S. Pat. No. 6,958,253), all of which were filed on Feb. 11, 2002.

US Referenced Citations (266)
Number Name Date Kind
3900597 Chruma et al. Aug 1975 A
4058430 Suntola et al. Nov 1977 A
4118539 Hirai et al. Oct 1978 A
4188444 Landau Feb 1980 A
4200666 Reinberg Apr 1980 A
4217374 Ovshinsky et al. Aug 1980 A
4223048 Engle Sep 1980 A
4237150 Wiesmann Dec 1980 A
4363828 Brodsky et al. Dec 1982 A
4379020 Glaeser et al. Apr 1983 A
4411729 Komeno Oct 1983 A
4413022 Suntola et al. Nov 1983 A
4444812 Gutsche Apr 1984 A
4452875 Ogawa et al. Jun 1984 A
4481229 Suzuki et al. Nov 1984 A
4495218 Azuma et al. Jan 1985 A
4557794 McGinn et al. Dec 1985 A
4578142 Corboy, Jr. et al. Mar 1986 A
4585671 Kitagawa et al. Apr 1986 A
4592933 Meyerson et al. Jun 1986 A
4615762 Jastrzebski et al. Oct 1986 A
4631804 Roy Dec 1986 A
4634605 Wiesmann Jan 1987 A
4684542 Jasinski et al. Aug 1987 A
4695331 Ramaprasad Sep 1987 A
4707197 Hensel et al. Nov 1987 A
4720395 Foster Jan 1988 A
4737379 Hudgens et al. Apr 1988 A
4745088 Inoue et al. May 1988 A
4747367 Posa May 1988 A
4755481 Faraone Jul 1988 A
4761269 Conger et al. Aug 1988 A
4854263 Chang et al. Aug 1989 A
4855254 Eshita et al. Aug 1989 A
4871416 Fukuda Oct 1989 A
4891092 Jastrzebski Jan 1990 A
4894352 Lane et al. Jan 1990 A
4902645 Ohba Feb 1990 A
4933206 Cox Jun 1990 A
4963506 Liaw et al. Oct 1990 A
4966861 Mieno et al. Oct 1990 A
4992299 Hochberg et al. Feb 1991 A
5037666 Mori Aug 1991 A
5068124 Batey et al. Nov 1991 A
5071670 Kelly Dec 1991 A
5080933 Grupen-Shemansky et al. Jan 1992 A
5082696 Sharp Jan 1992 A
5091761 Hiraiwa et al. Feb 1992 A
5110757 Arst et al. May 1992 A
5111266 Furumura et al. May 1992 A
5112773 Tuttle May 1992 A
5192714 Suguro et al. Mar 1993 A
5194398 Miyachi et al. Mar 1993 A
5198387 Tang Mar 1993 A
5208187 Tsubouchi et al. May 1993 A
5214002 Hayashi et al. May 1993 A
5227329 Kobayashi et al. Jul 1993 A
5231056 Sandhu Jul 1993 A
5234609 Kashida et al. Aug 1993 A
5242847 Ozturk et al. Sep 1993 A
5250452 Ozturk et al. Oct 1993 A
5287205 Yamazaki et al. Feb 1994 A
5306666 Izumi Apr 1994 A
5324684 Kermani et al. Jun 1994 A
5326649 Kashida et al. Jul 1994 A
5356821 Naruse et al. Oct 1994 A
5385863 Tatsumi et al. Jan 1995 A
5389398 Suzuki et al. Feb 1995 A
5389570 Shiozawa Feb 1995 A
5453858 Yamazaki Sep 1995 A
5461250 Burghartz et al. Oct 1995 A
5471330 Sarma Nov 1995 A
5504704 Sato et al. Apr 1996 A
5508067 Sato et al. Apr 1996 A
5510146 Miyasaka Apr 1996 A
5512515 Takeuchi et al. Apr 1996 A
5540785 Dennard et al. Jul 1996 A
5563093 Koda et al. Oct 1996 A
5582640 Okada et al. Dec 1996 A
5587344 Ishikawa Dec 1996 A
5591494 Sato et al. Jan 1997 A
5607724 Beinglass et al. Mar 1997 A
5614257 Beinglass et al. Mar 1997 A
5616754 Cruse et al. Apr 1997 A
5648293 Yayama et al. Jul 1997 A
5654237 Suguro et al. Aug 1997 A
5656531 Thakur et al. Aug 1997 A
5674781 Huang et al. Oct 1997 A
5677236 Saitoh et al. Oct 1997 A
5695819 Beinglass et al. Dec 1997 A
5698771 Shields et al. Dec 1997 A
5700520 Beinglass et al. Dec 1997 A
5711811 Suntola et al. Jan 1998 A
5731238 Cavins et al. Mar 1998 A
5763021 Young et al. Jun 1998 A
5769950 Takasu et al. Jun 1998 A
5786027 Rolfson Jul 1998 A
5789030 Rolfson Aug 1998 A
5831335 Miyamoto Nov 1998 A
5837580 Thakur et al. Nov 1998 A
5849601 Yamazaki Dec 1998 A
5858819 Miyasaka Jan 1999 A
5863598 Venkatesan et al. Jan 1999 A
5869389 Ping et al. Feb 1999 A
5874129 Beinglass et al. Feb 1999 A
5876797 Beinglass et al. Mar 1999 A
5879459 Gadgil et al. Mar 1999 A
5879970 Shiota et al. Mar 1999 A
5885869 Turner et al. Mar 1999 A
5893949 King et al. Apr 1999 A
5904565 Nguyen et al. May 1999 A
5916365 Sherman Jun 1999 A
5930106 DeBoer et al. Jul 1999 A
5933761 Lee Aug 1999 A
5950646 Horie et al. Sep 1999 A
5951923 Horie et al. Sep 1999 A
5959326 Aiso et al. Sep 1999 A
5969393 Noguchi Oct 1999 A
5998289 Sagnes Dec 1999 A
6013922 Ueda et al. Jan 2000 A
6027705 Kitsuno et al. Feb 2000 A
6027760 Gurer et al. Feb 2000 A
6027975 Hergenrother et al. Feb 2000 A
6037258 Liu et al. Mar 2000 A
6042654 Comita et al. Mar 2000 A
6048790 Iacoponi et al. Apr 2000 A
6069068 Rathore et al. May 2000 A
6077775 Stumborg et al. Jun 2000 A
6083810 Obeng et al. Jul 2000 A
6083818 Stumborg et al. Jul 2000 A
6090666 Ueda et al. Jul 2000 A
6093368 Rafferty et al. Jul 2000 A
6100184 Zhao et al. Aug 2000 A
6103600 Ueda et al. Aug 2000 A
6107147 Kim et al. Aug 2000 A
6121081 Thakur et al. Sep 2000 A
6139700 Kang et al. Oct 2000 A
6146517 Hoinkis Nov 2000 A
6147375 Yamazaki et al. Nov 2000 A
6150283 Ishiguro Nov 2000 A
6153541 Yao et al. Nov 2000 A
6159828 Ping et al. Dec 2000 A
6161498 Toraguchi et al. Dec 2000 A
6162667 Funai et al. Dec 2000 A
6171662 Nakao Jan 2001 B1
6181012 Edelstein et al. Jan 2001 B1
6184128 Wang et al. Feb 2001 B1
6188134 Stumborg et al. Feb 2001 B1
6197669 Twu et al. Mar 2001 B1
6197694 Beinglass Mar 2001 B1
6200893 Sneh Mar 2001 B1
6203613 Gates et al. Mar 2001 B1
6207487 Kim et al. Mar 2001 B1
6207567 Wang et al. Mar 2001 B1
6210988 Howe et al. Apr 2001 B1
6225213 Urabe May 2001 B1
6228181 Yamamoto et al. May 2001 B1
6235568 Murthy et al. May 2001 B1
6252284 Muller et al. Jun 2001 B1
6252295 Cote et al. Jun 2001 B1
6270572 Kim et al. Aug 2001 B1
6274463 Chaiken Aug 2001 B1
6281559 Yu et al. Aug 2001 B1
6284583 Saida et al. Sep 2001 B1
6287965 Kang et al. Sep 2001 B1
6291876 Stumborg et al. Sep 2001 B1
6294399 Fukumi et al. Sep 2001 B1
6303523 Cheung et al. Oct 2001 B2
6319782 Nakabayashi et al. Nov 2001 B1
6326064 Denison et al. Dec 2001 B1
6326311 Ueda et al. Dec 2001 B1
6340619 Ko Jan 2002 B1
6342448 Lin et al. Jan 2002 B1
6346732 Mizushima et al. Feb 2002 B1
6351039 Jin et al. Feb 2002 B1
6358829 Yoon et al. Mar 2002 B2
6365465 Chan et al. Apr 2002 B1
6365479 U'Ren Apr 2002 B1
6368954 Lopatin et al. Apr 2002 B1
6372559 Crowder et al. Apr 2002 B1
6373112 Murthy et al. Apr 2002 B1
6380065 Komai et al. Apr 2002 B1
6385020 Shin et al. May 2002 B1
6391785 Satta et al. May 2002 B1
6444495 Leung et al. Sep 2002 B1
6444512 Madhukar et al. Sep 2002 B1
6455892 Okuno et al. Sep 2002 B1
6465045 Heuer et al. Oct 2002 B1
6482705 Yu Nov 2002 B1
6482733 Raaijmakers et al. Nov 2002 B2
6555839 Fitzgerald Apr 2003 B2
6566711 Yamazaki et al. May 2003 B1
6576063 Toyoda et al. Jun 2003 B2
6580155 Muroyama Jun 2003 B1
6583015 Fitzgerald et al. Jun 2003 B2
6583048 Vincent et al. Jun 2003 B1
6593191 Fitzgerald Jul 2003 B2
6610361 Heuer et al. Aug 2003 B1
6613695 Pomarede et al. Sep 2003 B2
6709512 Yamoto et al. Mar 2004 B2
6716713 Todd Apr 2004 B2
6716751 Todd Apr 2004 B2
6727169 Raaijmakers et al. Apr 2004 B1
6743738 Todd Jun 2004 B2
6821825 Todd et al. Nov 2004 B2
6858196 Todd Feb 2005 B2
6900115 Todd May 2005 B2
6958253 Todd Oct 2005 B2
6962859 Todd et al. Nov 2005 B2
6969875 Fitzgerald Nov 2005 B2
7005160 Todd Feb 2006 B2
7026219 Pomarede et al. Apr 2006 B2
7064263 Sano et al. Jun 2006 B2
7115521 Brabant et al. Oct 2006 B2
7156380 Soininen Jan 2007 B2
7186582 Todd Mar 2007 B2
7186630 Todd Mar 2007 B2
7238595 Brabant et al. Jul 2007 B2
7253084 Todd et al. Aug 2007 B2
7273799 Todd Sep 2007 B2
7285500 Todd et al. Oct 2007 B2
7370848 Stamp et al. May 2008 B2
7402504 Brabant et al. Jul 2008 B2
7585752 Todd et al. Sep 2009 B2
20010001742 Huang et al. May 2001 A1
20010034123 Jeon et al. Oct 2001 A1
20020011612 Hieda Jan 2002 A1
20020016084 Todd Feb 2002 A1
20020023520 Hu Feb 2002 A1
20020036290 Inaba et al. Mar 2002 A1
20020098627 Pomarede et al. Jul 2002 A1
20020160605 Kanzawa et al. Oct 2002 A1
20020173130 Pomerede et al. Nov 2002 A1
20020174826 Maydan et al. Nov 2002 A1
20020174827 Samoilov et al. Nov 2002 A1
20020197831 Todd et al. Dec 2002 A1
20030047129 Kawahara Mar 2003 A1
20040115953 Yamazaki et al. Jun 2004 A1
20040219735 Brabant et al. Nov 2004 A1
20040224089 Singh et al. Nov 2004 A1
20040262694 Chidambaram Dec 2004 A1
20050023520 Lee et al. Feb 2005 A1
20050064684 Todd et al. Mar 2005 A1
20050079692 Samoilov et al. Apr 2005 A1
20050233529 Pomarede et al. Oct 2005 A1
20050250298 Bauer Nov 2005 A1
20050250302 Todd et al. Nov 2005 A1
20060011984 Currie Jan 2006 A1
20060014366 Currie Jan 2006 A1
20060115933 Ye et al. Jun 2006 A1
20060130743 Brabant et al. Jun 2006 A1
20060148151 Murthy et al. Jul 2006 A1
20060166414 Carlson et al. Jul 2006 A1
20060169668 Samoilov Aug 2006 A1
20060169669 Zojaji et al. Aug 2006 A1
20060205194 Bauer Sep 2006 A1
20060234504 Bauer et al. Oct 2006 A1
20060240630 Bauer et al. Oct 2006 A1
20060289900 Thirupapuliyur et al. Dec 2006 A1
20070102790 Todd May 2007 A1
20070117359 Todd May 2007 A1
20070161316 Taguchi et al. Jul 2007 A1
20070287272 Bauer et al. Dec 2007 A1
20080014725 Todd Jan 2008 A1
20080026149 Tomasini et al. Jan 2008 A1
20080073645 Todd et al. Mar 2008 A1
Foreign Referenced Citations (117)
Number Date Country
19820147 Jul 1999 DE
0 233 613 Feb 1987 EP
0 368 651 May 1990 EP
0486047 May 1992 EP
0747974 Dec 1996 EP
0 928 015 Jul 1999 EP
1 065 728 Mar 2001 EP
1307036 Feb 1973 GB
2 298 313 Aug 1996 GB
2 332 564 Jun 1999 GB
57-209810 Dec 1982 JP
59-078918 May 1984 JP
59-078919 May 1984 JP
1985-015967 Jan 1985 JP
60-043485 Mar 1985 JP
1985-257703 Nov 1985 JP
61095535 May 1986 JP
61-153277 Jul 1986 JP
1986-194823 Aug 1986 JP
62-076612 Apr 1987 JP
1987-253771 Nov 1987 JP
63-003414 Jan 1988 JP
63-003463 Jan 1988 JP
1988-051680 Mar 1988 JP
1988-166502 Jul 1988 JP
1989-004066 Jan 1989 JP
01-217956 Aug 1989 JP
01-268064 Oct 1989 JP
1990-000314 Jan 1990 JP
02-155225 Jun 1990 JP
30-91239 Apr 1991 JP
03-185817 Aug 1991 JP
03-187215 Aug 1991 JP
1991-205830 Sep 1991 JP
03-292741 Dec 1991 JP
H04-85818 Mar 1992 JP
04-323834 Nov 1992 JP
05-021378 Jan 1993 JP
05-062911 Mar 1993 JP
H5-56852 Mar 1993 JP
H05-087171 Apr 1993 JP
H5-121338 May 1993 JP
H5-247655 Sep 1993 JP
1993-275335 Oct 1993 JP
1993-275679 Oct 1993 JP
1993-315269 Nov 1993 JP
1994-013313 Jan 1994 JP
H06-112140 Jan 1994 JP
1994-204138 Jul 1994 JP
1994-302526 Oct 1994 JP
H06-310493 Nov 1994 JP
1994-338497 Dec 1994 JP
H07-037823 Feb 1995 JP
1995-131007 May 1995 JP
07-249618 Sep 1995 JP
H7-6952 Oct 1995 JP
H7-297205 Nov 1995 JP
H8-45838 Feb 1996 JP
1996-078335 Mar 1996 JP
H8-139032 May 1996 JP
1996-148427 Jun 1996 JP
08-242006 Sep 1996 JP
1996-298333 Nov 1996 JP
1996-306688 Nov 1996 JP
H9-82651 Mar 1997 JP
1997-153633 Jun 1997 JP
1997-191117 Jul 1997 JP
1997-260293 Oct 1997 JP
H10-41321 Feb 1998 JP
H10-64842 Mar 1998 JP
10203895 Aug 1998 JP
H10-203895 Aug 1998 JP
H10-223911 Aug 1998 JP
1998-308503 Nov 1998 JP
1998-321860 Dec 1998 JP
11-087341 Mar 1999 JP
1999-238809 Aug 1999 JP
1999-256328 Sep 1999 JP
11-317530 Nov 1999 JP
1999-326958 Nov 1999 JP
2000-38679 Feb 2000 JP
2000-068519 Mar 2000 JP
2000-232219 Aug 2000 JP
2000-299470 Oct 2000 JP
2000-323420 Nov 2000 JP
2000-340512 Dec 2000 JP
2000-340684 Dec 2000 JP
2001-007301 Jan 2001 JP
2001-015736 Jan 2001 JP
2001-35794 Feb 2001 JP
2002-9071 Jan 2002 JP
1994-4441 May 1994 KR
1998-81566 Nov 1998 KR
1999-029923 Apr 1999 KR
10-0209856 Jul 1999 KR
1999-78392 Oct 1999 KR
2001-004563 Jan 2001 KR
WO 9617107 Jun 1996 WO
WO 0003425 Jul 1999 WO
WO 9935311 Jul 1999 WO
WO 9941423 Aug 1999 WO
WO 9962109 Dec 1999 WO
WO 0003061 Jan 2000 WO
WO 0011721 Mar 2000 WO
WO 0013207 Mar 2000 WO
WO 0013227 Mar 2000 WO
WO 0015866 Mar 2000 WO
WO 0015881 Mar 2000 WO
WO 0016377 Mar 2000 WO
WO 0022659 Apr 2000 WO
WO 0055895 Sep 2000 WO
WO 0063956 Oct 2000 WO
WO 0075964 Dec 2000 WO
WO 0079576 Dec 2000 WO
WO 0115220 Mar 2001 WO
WO 0136702 May 2001 WO
WO 0145149 Jun 2001 WO
Non-Patent Literature Citations (93)
Entry
www.matweb.com, physical properties for acetone.
Japanese Office Action dated Jun. 15, 2010 in Japanese Patent Application No. 2002-578556 with English translation.
EPO Office Action for Application 02 757 761.8-1528 mailed Feb. 27, 2009.
Ikoma et al., Growth of Si/3c-SiC/Si(100) hetrostructures by pulsed supersonic free jets, Applied Physics Letters, vol. 75, No. 25, pp. 3977-3979, Dec. 1999.
International Search Report dated Nov. 13, 2003 for Application No. PCTUS02/02921, filed on Feb. 1, 2002.
Korean Office Action for Application 10-2008-7027835 mailed Feb. 13, 2009.
Korean Office Action for Application 10-2003-7010622 mailed Mar. 3, 2009.
Korean Office Action for Application 2003-7010623 mailed Aug. 17, 2009.
Olivares et al.; “Solid-phase crystallization of amorphous SiGe films deposited by LPCVD on SiO2 and glass,” Thin Solid Films 337 (1999) pp. 51-54.
Wolf et al., “Silicon Processing for the VLSI Era”, vol. 1: Process Integration, 1986 by Lattice Press, pp. 161, 168 and 171.
English translation of Japanese Notice of Reasons for Rejected dated Jun. 5, 2012 in Japanese Patent Application No. 2004-529111.
English translation of Japanese Decision of Rejection dated Jun. 5, 2012 in Japanese Patent Application No. 2007-328687.
English translation of Japanese Decision for Dismissal of Amendment dated Jun. 5, 2012 in Japanese Patent Application No. 2007-328687.
Office Action dated Aug. 25, 2005 in European Application No. 02757761.8.
Office Action dated Feb. 26, 2009 European Application No. 02757761.8.
Office Action dated Feb. 27, 2008 in Korean Application No. 2003-7010622.
Office Action dated Sep. 10, 2008 in Korean Application No. 2003-7010622.
Office Action dated Mar. 3, 2009 in Korean Application No. 2003-7010622.
Office Action dated Aug. 28, 2009 in Korean Application No. 10-2009-70009274.
Office Action dated May 31, 2010 in Korean Application No. 10-2009-70009274.
Office Action dated Jul. 2003 in Taiwanese Application No. 91101956.
Office Action dated Aug. 31, 2007 in Japanese Application No. 2002-578556.
Office Action dated Mar. 19, 2008 in Japanese Application No. 2002-578556.
Office Action dated Dec. 8, 2009 in Japanese Application No. 2002-578556.
Office Action dated Dec. 7, 2010 in Japanese Application No. 2002-578556.
UCS Semiconductor Substrate Tech. Research Assoc. “Mechanism of Epitaxial Growth,” Science of Silicon, Japan, Realize Inc. Jun. 28, 1996, p. 407.
Japanese Office Action issued Dec. 8, 2009 in Application No. 2002-564165.
Colter, Tina J. et al., “High Quality Plasma-Enhanced Chemical Vapor Deposited Silicon Nitride Films,” Journal of the Electrochemical Society, vol. 140, No. 7, Jul. 1993.
Wolf, S. And Tauber, R., “Silicon Processing for the VLSI Era,” vol. 1, Lattice Press, Sunset Beach, CA, p. 176 (2000).
Khanh, N.Q. et al., “Ion beam analysis of plasma immersion implanted silicon for solar cell fabrication,” Nuclear Instruments and Methods in Physics Research, Sec. B. vol. 112, May 1, 1996, pp. 259-262.
Comfort, J.H. et al., “Plasma-enhanced chemical vapor deposition of in situ doped epitaxial silicon at low temperatures II boron doping,” Journal of Applied Physics, vol. 65, No. 3, Feb. 1, 1989, pp. 1067-1073.
Angermeier et al., “Initial growth processes in the epitaxy of Ge with GeH4 of oxidized Si substrates,” J. Electrochem. Soc. vol. 144, No. 2, Feb. 1997, pp. 694-697.
Bensahel et al., “Industrial single wafer processing of in-situ doped polycrsyalline Si and Si1-xGex,” Solid State Technology, Mar. 1998, pp. S5-S10.
Bloem, J., “High chemical vapour deposition rates of epitaxial silicon layers,” Journal of Crystal Growth, vol. 18 (1973), pp. 70-76.
Bodnar et al., “Single-wafer Si and SiGe processes for advanced ULSI technologies,” Thin Solid Films, vol. 294 (1997), pp. 11-14.
Rossi, Ronald C., “Low pressure chemical vapor deposition,” Handbook of Thin-Film Deposition Processes and Techniques, pp. 80-81.
Caymax, et al., “UHV-VLPCVD heteroepitaxial growth of thin SiGe-layers on Si-substrates: Influence of pressure on kinetics and on surface morphology,” Solid State Phenomena, vol. 32-33 (1993), pp. 361-372.
Claassen et al., “Deposition of silicon from silane in a low-pressure hot-wall system,” Journal of Crystal Growth, vol. 57, No. 2 (1982), pp. 259-266.
Edwards et al., “Diffusion of Ge along grain boundaries of polycrystalline silicon-germanium films,” Mat. Res. Soc. Symp. Proc., vol. 319 (1994), pp. 183-188.
Edward et al., “Dopant implantation and activation in polycrystalline-SiGe,” Mat. Res. Soc. Meeting—Sym. II, Spring 1994, 6 pages.
Eversteyn et al., “Influence of AsH3, PH3, and B2H6 on the growth rate and resistivity of polycrystalline silicon films deposited from a SiH4-H2 mixture,” Growth Rate and Resistivity of Si Films, vol. 120, No. 1, Jan. 1973, pp. 106-110.
Hernandez et al., “Evidence of interdiffusion effect in stacked polycrystalline SiGe/Si layers for CMOS gate application,” Mat. Res. Soc. Meeting (19—8), 6 pages.
Kamins et al., “Kinetics of silicon-germanium deposition by atmospheric-pressure chemical vapor deposition,” Appl. Phys. Lett., vol. 59, No. 2, Jul. 8, 1991.
King et al., “A polycrystalline Si1-xGex-gate CMOS technology,” IEEE, vol. 253 (1990), pp. 10.4.1-10.4.4.
Li et al., “Rapid thermal chemical vapor deposition of polycrystalline silicon-germanium films on SiO2 and their properties,” Mat. Res. Soc. Symp. Proc., vol. 403 (1996), pp. 333-338.
Lin et al., “Effects of SiH4, GeH4, and B2H6 on the nucleation and deposition of polycrystalline Si1-xGex films,” J. Electrochem. Soc., vol. 141, No. 9, Sep. 1994, pp. 2559-2563.
Morosanu, C.E., “Thin films by chemical vapour deposition,” Thin Films Science and Technology, 7, pp. 48.
Ozturk et al. “Rapid thermal chemical vapor deposition of germanium on silicon and silicon dioxide and new applications of Ge in ULSI technologies,” Journal of Electronic Materials, vol. 19, No. 10 (1990), pp. 1129-1134.
Skotnicki et al., “SiGe gate for highly performant 0.15/018 urn CMOS technology,” ESSDERC (1997), pp. 216.
Van Zant, Peter, “Microchip Fabrication,” 4th Ed., McGraw Hill, New York (2000), pp. 364-365, 380-382, 385, 522-526.
Todd, Michael a. et al., “Deposition of Si 1-xGex Films for Gate Electrode Applications Using a Novel Approach,” ICS13, the SiGe Conference, Santa Fe, NM, Mar. 2003.
Edwards, C., “Submicron zone catalyst for end of bulk CMOS,” EETimes, May 12, 2001.
Hergenrother, J.M., “The Vertical Replacement-Gate (VRG) Mosfet: A 50-nm Vertical MOSFET with Lithography-Independent Gate Length,” IEDM Technical Digest, 1999.
Huang, X. et al., “Sub 50-nm FinFET: PMOS,” IEDM Technical Digest, 1999.
Wong, H.S., “Beyond the Conventional Transistor,” IBM J. Res. & Dev., vol. 46, No. 2/3, Mar./May 2002.
Abeles et al.; Amorphous Semiconductor Superlattices; Physical Review Letters; Nov. 21, 1983; pp. 2003-2006; vol. 51; No. 21.
Antonell et al., “Carbon incorporation for strain compensation during solid phase epitaxial recrystallization of SiGe on Si at 500-600°C”, J. Appl. Phys. 79 (10), pp. 7646-7651 (1996).
Aoyama, T., “Si Selective Epitaxial Growth Using Cl2 Pulsed Molecular Flow Method,” Thin Solid Films 321 (1998) 256-260, © 1998 Elsevier Science S.A.
Bauer et al., “Si3H8 based epitaxy of biaxially stressed silicon films doped with carbon and arsenic for CMOS applications”, in Semiconductor Defect Engineering—Materials, Synthetic Structures and Devices, edited by S. Ashok, J. Chevallier, B.L. Sopori, M. Tabe, and P. Kiesel (Mater. Res. Soc. Symp. Proc. 864, Warrendale, PA, 2005), E4.30.
Bauer et al., “Time resolved reflectivity measurements of silicon solid phase epitaxial regrowth”, Thin Solid Films 364, pp. 228-232 (2000).
Eberl et al., “Structural properties of SiC and SiGeC alloy layers on Si”, Chapter 2.5 in “Properties of Silicon Germanium and SiGe:Carbon”, Institution of Electrical Engineers, pp. 75-77 (1999).
Fazan et al.; A High-C Capacitor (20.4 Ff/μm2) with Ultrathin CVD—Ta2O5 Films Deposited on Rugged Poly-Si for High Density DRAMs; IEEE; 1992; pp. IDEM 92-263-IDEDM 92-266.
Feng et al., “Raman determination of layer stresses and strains for heterostructures and its application to the cubic SiC/Si system”, J. Appl. Phys. 64 (12), pp. 6827-6835 (1988).
Haukka et al.; Chemisorption of chromium acetylacetonate on porous high surface area silica; Applied Surface Science; 1994; pp. 220-227.
Horiike et al.; Filling of Si Oxide into a Deep Trench using Digital CVD Method; Applied Surface Science; 1990; pp. 168-174; vol. 46.
Hoyt, “Substitutional carbon incorporation and electronic characterization of Si1-yCy/Si and Si1-x-yGexCy/Si heterojunctions”, Chapter 3 in “Silicon-Germanium Carbon Alloy”, Taylor and Francis (New York, NY), pp. 59-89 (2002).
Jin et al.; Porous Silica Xerogel Processing and Integration for ULSI Applications; Materials Research Society Symposium Proceedings; 1998; pp. 213-222; vol. 511.
Jorke, “Segregation of Ge and dopant atoms during growth of SiGe layers”, Chapter 6.3 in “Properties of Silicon Germanium and SiGe:Carbon”, Institution of Electrical Engineers, pp. 287-301 (1999).
Kaizuka et al.; Conformal Chemical Vapor Deposition TiN(111) Film Formation as an Underlayer of Al for Highly Reliable Interconnects; Jpn. J. Appl. Phys.; 1994; pp. 470-474; vol. 33.
Kikkawa et al.; A Quarter-Micrometer Interconnection Technology Using a TiN/Al-Si-Cu/TiN/Al-Si-Cu/TiN/Ti Multilayer Structure; IEEE Transactions on Electron Devices; Feb. 1993; pp. 296-302; vol. 40, No. 2.
Kikkawa et al.; Al-Si-Cu/TiN multilayer interconnection and Al-Ge reflow sputtering technologies for quarter-micron devices; SPIE; 1992; pp. 54-64; vol. 1805.
Kim et al.; Applicability of ALE Tin films as Cu/Si diffusion barriers; Thin Solid Films; 2000; pp. 276-283; 372(1).
Kouvetakis et al., “Synthesis and analysis of compounds and alloys in the GeC, SiC, and SiGeC systems”, Chapter 2 in Series—Optoelectronic properties of semiconductors and superlattices; v. 15 Silicon-germanium carbon alloy/edited by S.T. Pantelides and S. Zollner; pp. 19-58.
MacKnight et al., “RTP applications and technology options for the sub-45 nm node”, Proceedings, RTP2004 Conference (Portland, OR) (2004).
Meléndez-Lira et al., “Substitutional carbon in Si1-yCy alloys as measured with infrared absorption and Raman spectroscopy”, J. Appl. Phys. 82, pp. 4246-4252 (1997).
Min et al.; Chemical Vapor Deposition of Ti-Si-N Films with Alternating Source Supply; Mat. Res. Soc. Symp. Proc.; 1999; pp. 207-210; vol. 564; Materials Research Society.
Moller; Copper and Nickel Ultrathin Films on Metal-Oxide Crystal Surfaces Mater. Soc. Monogr.; 1994; 473-522; 81.
Oehme et al., “A novel measurement method of segregating adlayers in MBE”, Thin Solid Films 369, pp. 138-142 (2000).
Oehme et al., “Carbon segregation in silicon”, Thin Solid Films 380, pp. 75-77 (2000).
O'Neil et al., “Optimization of process conditions for selective silicon epitaxy using disilane, hydrogen, and chlorine”, J. Electrochem. Soc. 144 (9), pp. 3309-3315 (1997).
Osten et al., “Substitutional carbon incorporation in epitaxial Si1-yCy alloys on Si(001) grown by molecular beam epitaxy”, Applied Physics Letters 74 (6), pp. 836-838 (1999).
Osten et al., “Substitutional versus interstitial carbon incorporation during psuedomorphic growth of Si1-yCy on Si(001)”, J. Appl. Phys. 80 (12), pp. 6711-6715 (1996).
Ryan et al.; Material Property Characterization and Integration Issues for Mesoporous Silica; IEEE, 1999, pp. IITC 99-187-IITC 99-189.
Sakaue et al.; Digital Chemical Vapor Deposition of SiO2 Using a Repetitive Reaction of Triethylsilane/Hydrogen and Oxidation; Japanese Journal of Applied Physics; Jan. 1990; pp. L124- L127; vol. 30, No. 1B.
Strane et al., “Carbon incorporation into Si at high concentrations by ion implantation and solid phase epitaxy”, J. Appl. Phys. 79 (2), pp. 637-646 (1996).
Strane et al., “Precipitation and relaxation in strained Si1-yCy/Si heterostructures”, J. Appl. Phys. 76 (6), pp. 3656-3668 (1994).
Tiitta et al.; Preparation and Characterization of Phosphorus-Doped Aluminum Oxide Thin Films; Materials Research Bulletin; 1998; pp. 1315-1323; vol. 33, No. 9.
Violette et al., “On the role of chlorine in selective silicon epitaxy by chemical vapor deposition”, J. Electrochem. Soc. 143 (10), pp. 3290-3296 (1996).
Wang; Spin on Dielectric Films—A General Overview; 1998 5th International Conference on Solid-State and Integrated Circuit Technology Proceedings; Oct. 21-23, 1998; p. 961; Beijing, China.
Windl et al., “Theory of strain and electronic structure of Si1-yCy and Si1-x-yGexCy alloys”, Phys. Rev. B57 (4), pp. 2431-2442 (1998).
Wise et al.; Diethyldiethoxysilane as a New Precursor for SiO2 Growth on Silicon; Mat. Res. Soc. Symp. Proc.; 1994; pp. 37-43; vol. 334.
Wolf et al.; Process and Equipment Simulation of Copper Chemical Vapor Deposition Using Cu(hfac)vtms; Microelectronic Engineering; 1999; 15-27; 45.
Yagi et al.; Substitutional C incorporation into Si1—yCy alloys using novel carbon source, 1,3- disilabutane; Japanese Journal of Applied Physics; 2004; pp. 4153-4154; vol. 43, No. 7A.
Related Publications (1)
Number Date Country
20100012030 A1 Jan 2010 US
Provisional Applications (7)
Number Date Country
60268337 Feb 2001 US
60279256 Mar 2001 US
60311609 Aug 2001 US
60323649 Sep 2001 US
60332696 Nov 2001 US
60333724 Nov 2001 US
60340454 Dec 2001 US
Divisions (2)
Number Date Country
Parent 10963043 Oct 2004 US
Child 12504269 US
Parent 10074563 Feb 2002 US
Child 10963043 US