Field of the Invention
The disclosure relates to a light emitting device.
Description of the Related Art
Light emitting devices using a semiconductor chip (light emitting element), such as a light emitting diode, have widely been used because of easy reduction in size and high light emission efficiency.
The light emitting devices using a semiconductor chip is classified into two major types, namely, a face-up type in which a pad electrode is mounted on a surface of the semiconductor chip located on the opposite side to a mounting substrate, and a face-down type in which an electrode is mounted on a lower surface of the semiconductor chip facing a mounting substrate.
In the face-up type device, the semiconductor chip is mounted on a lead or the like, and the semiconductor chip and the lead are connected together by bonding wires or the like. When mounting the semiconductor chip on a mounting substrate, parts of the bonding wires need to be positioned outside the semiconductor chip as viewed planarly from the direction perpendicular to the surface of the substrate, which limits the reduction in size.
On the other hand, in the face-down type device (in many cases, taking a flip-chip form), pad electrodes provided on the lower surface of a semiconductor chip can be electrically connected to a wiring provided on the mounting substrate by connection means, including bumps and metal pillars located on the inner side of the semiconductor chip as viewed planarly from the direction perpendicular to the surface of the mounting substrate.
Thus, the size of the light emitting device (particularly, the size as viewed planarly from the direction perpendicular to the mounting substrate) can be reduced as much as possible close to the size of the semiconductor chip, thereby achieving a chip size package (CSP).
Recently, in order to further progress the reduction in size or to further enhance the light emission efficiency, a face-down type light emitting device is used which is obtained by removing or thinning a growth substrate (translucent substrate) formed of sapphire or the like.
The growth substrate is a substrate used to grow thereon a p-type semiconductor layer and an n-type semiconductor layer forming a semiconductor chip. The growth substrate also has the effect of supporting the thin low-strength semiconductor chip to improve the strength of the light emitting device.
In a light emitting device produced by removing the growth substrate or in a light emitting device produced with the thinned growth substrate after forming the semiconductor chip (LED chip), for example, as disclosed in JP 2010-141176 A, a resin layer is provided on an electrode side (side facing the mounting substrate) for supporting the semiconductor chip, and metal pillars are formed to penetrate the resin layer. The electrode of the semiconductor chip is electrically connected to the wiring (wiring layer) provided on the mounting substrate by the metal pillars.
In this way, the light emitting device can ensure the sufficient strength by the formation of the resin layer including the metal pillars.
The light emitting device as disclosed in JP 2010-141176 A, however, requires a lot of time to form the metal pillars therein, which disadvantageously reduces the mass productivity of the light emitting device. In order for the light emitting device to have enough strength, the resin layer needs to have a sufficient thickness, for example, of a level of several tens of microns or more, or 1 mm or more. Thus, the metal pillar needs to have a thickness of several tens of μm or more, or 1 mm or more. On the other hand, the metal pillar is normally formed by electrolytic plating. It takes a long time to form such a thick metal pillar (metal film), which results in low productivity (manufacturability) of the light emitting device.
Accordingly, it is an object of one aspect of the present invention to provide a small-sized light emitting device having sufficient strength with high mass productivity.
A light emitting device according to one aspect of the present invention includes a semiconductor chip including a p-type semiconductor layer and an n-type semiconductor layer, the semiconductor chip being adapted to emit light between the p-type semiconductor layer and the n-type semiconductor layer; a p-side pad electrode disposed on an upper surface side of the semiconductor chip and on the p-type semiconductor layer; an n-side pad electrode disposed on an upper surface side of the semiconductor chip and on the n-type semiconductor layer; a resin layer disposed to cover the upper surface of the semiconductor chip; a p-side connection electrode and an n-side connection electrode disposed at an outer surface of the resin layer and positioned on the upper surface side of the semiconductor chip; and one or more metal wires disposed in the resin. The one or more wires are adapted to make connection at least one of between the p-side pad electrode and the p-side connection electrode, and between the n-side pad electrode and the n-side connection electrode.
The light emitting device according to the present invention has the small-sized structure having enough strength with high mass-productivity.
Preferred embodiments of the present invention will be described in detail below based on the accompanying drawings. In the description below, if necessary, the terms indicative of the specific direction or position (for example, “upper”, “lower”, “right”, “left”, and other words including these words) are used for easy understanding of the present invention with reference to the drawings. The meanings of the terms do not limit the technical range of the present invention. The same parts or members are designated by the same reference numerals throughout the drawings.
As a result of intensive studies, a light emitting device of the disclosure has been made. The light emitting device is a face-down light emitting device including a p-side pad electrode disposed on a p-type semiconductor layer of a semiconductor chip, an n-side pad electrode disposed on an n-type semiconductor layer of the semiconductor chip, a resin layer disposed to cover at least a part of a surface of the semiconductor chip with the p-side pad electrode and the n-side pad electrode disposed thereat, and a p-side connection electrode and an n-side connection electrode disposed at an outer surface of the resin layer. As will be mentioned in detail below, a metal wire disposed in the resin layer is adapted to make connection at least one of between the p-side pad electrode and the p-side connection electrode, and between the n-side pad electrode and the n-side connection electrode.
As mentioned above, the light emitting device of the disclosure is a face-down type light emitting device. The term “face-down type light emitting device” as used in the present specification means a light emitting device in which a p-side pad electrode, an n-side pad electrode, a p-side connection electrode, and an n-side connection electrode are positioned on the same side of a semiconductor chip.
Therefore, the face-down type light emitting device conceptually includes not only a light emitting device with a p-side connection electrode and an n-side connection electrode disposed on one of the outer surfaces of a resin layer (upper surface of the resin layer) opposed to the other surface thereof with a p-side pad electrode and an n-side pad electrode of a semiconductor chip disposed thereat, but also a so-called side-view type light emitting device. The side-view type light emitting device includes a p-side connection electrode and an n-side connection electrode disposed on one of the outer surfaces of a resin layer substantially perpendicular to the other surface thereof (side surface of the resin layer) with a p-side pad electrode and an n-side pad electrode of a semiconductor chip disposed thereat.
The p-side connection electrode and the n-side connection electrode are electrodes connected to (electrically connected to) wiring (a wiring layer) disposed on the mounting substrate via a conductive material, such as a bump or a solder, when the light emitting device is mounted on the mounting substrate.
The present invention will be described in detail with reference to the accompanying drawings.
In the present specification, like
The semiconductor device 100 includes a semiconductor chip (LED chip) 30 which includes an n-type semiconductor layer 11, a p-type semiconductor layer 9 disposed on the n-type semiconductor layer 11, a full-face electrode 13 disposed to cover the substantially entire (or almost entire) upper surface of the p-type semiconductor layer 9, and a cover electrode 15 disposed in the full-face electrode 13.
The semiconductor chip 30 is adapted to emit light between the p-type semiconductor layer 9 and the n-type semiconductor layer 11 by allowing current to flow through between the p-type semiconductor layer 9 and the n-type semiconductor layer 11. In order to obtain the higher light emission efficiency, a light emission layer (active layer) may be provided by stacking a semiconductor layer between the p-type semiconductor layer 9 and the n-type semiconductor layer 11.
In order to allow the current to flow through between the p-type semiconductor layer 9 and the n-type semiconductor layer 11 (i.e. to apply a voltage), p-side pad electrodes 5 and n-side pad electrodes 7 are provided on an upper surface of the semiconductor chip 30.
More specifically, each of the p-side pad electrodes 5 is disposed over the p-type semiconductor layer 9. In the embodiment shown in
Each of the n-side pad electrodes 7 is disposed over the n-type semiconductor layer 11. In the embodiment shown in
The parts of the upper surface of the semiconductor chip 30 not covered by the pad electrodes (p-side pad electrodes 5 or n-side pad electrodes 7) are preferably covered by a protective film 17 as shown in
The semiconductor device 100 does not have a growth substrate used for growing the n-type semiconductor layer 11 (and/or p-type semiconductor layer 9) on the lower surface of the semiconductor chip 30. This is because, after forming the desired semiconductor layer, the growth substrate (growth substrate 19 to be mentioned later) may be removed as will be mentioned in detail below.
In order to produce the semiconductor chip 30 having sufficient rigidity without using the growth substrate, the resin layer 21 is disposed to cover the upper surface of the semiconductor chip 30 (in the embodiment shown in
The p-side connection electrode 23a and the n-side connection electrode 23b are disposed at the upper surface of the outer surfaces of the resin layer 21 (at the XY surface in
The p-side connection electrode 23a is electrically connected to the p-side pad electrode 5. The n-side connection electrode 23b is electrically connected to the n-side pad electrode 7.
The p-side connection electrode 23a and the n-side connection electrode 23b are connected to wirings disposed on the mounting substrate via conductive material, such as a bump or solder, which allows the current to flow through between the p-type semiconductor layer 9 and the n-type semiconductor layer 11.
The p-side pad electrode 5, the n-side pad electrode 7, the p-side connection electrode 23a, and the n-side connection electrode 23b are positioned on the upper side (on the side in a direction Z) with respect to the semiconductor chip 30, which can show that the light emitting device 100 is the face-down type light emitting device.
In the light emitting device 100, the p-side connection electrode 23a and the n-side connection electrode 23b are disposed at one of the outer surfaces of the resin layer 21 opposed to the other surface thereof with the p-side pad electrode 5 and the n-side pad electrode 7 of the semiconductor chip 30 formed thereat.
In the description of the structure of the light emitting device 100, the direction in which the p-side connection electrode 23a and the n-side connection electrode 23b are oriented is regarded as an upper direction (that is, the direction Z of
On the other hand, in mounting the light emitting device 100, as mentioned above, the p-side connection electrode 23a and the n-side connection electrode 23b are connected to the wirings on the mounting substrate. At this time, the p-side connection electrode 23a and the n-side connection electrode 23b are positioned on the lower side, while the semiconductor chip is positioned on the upper side.
That is, it is noted that the “upper” and “lower” of the light emitting element in the present invention can be reversed depending on the situation, and thus the terms “upper” and “lower” as used in the present specification indicate the relative positions of the components, and thus do not intend to indicate the absolute positions thereof.
In the light emitting device of one aspect of the present invention, one or more metal wires (p-side metal wire 1 and/or n-side metal wire 3) at least a part of (preferably, or all of) each of which is embedded in the resin layer 21 are adapted to make connection at least one of, preferably both of between the p-side pad electrode 5 and the p-side connection electrode 23a, and between the n-side pad electrode 7 and the n-side connection electrode 23b.
In the semiconductor device 100 shown in
In this way, the connections between the pad electrodes and the connection electrodes are made by the metal wires 1 and 3, which can provide connection means for electrically connecting the pad electrode to the mounting substrate in a very short time, that is, with high productivity, as compared to pillars formed by conventional electrolytic plating.
At least a part (preferably all) of each of the metal wires 1 and 3 is embedded in the resin layer 21, whereby the metal wires 1 and 3 can be disposed without protruding from the resin layer 21 and the semiconductor chip 30 in the width direction (direction X of
The metal wires 1 and 3 can be used to easily form a flexural portion and a curved portion, unlike the case of forming a metal pillar by electroplating. Thus, the connection electrode can be easily connected to the pad electrode even though the connection electrode is not positioned directly above the pad electrode to be connected (e.g. even in the positional relationship between the n-side pad electrode 7 and the n-side connection electrode 23b on the left side of shown in
That is, the metal wires 1 and 3 not only extend directly upward from the pad electrodes 5 and 7, respectively (for example, in the direction Z of
The p-side metal wire 1 and the n-side metal wire 3 shown in
The n-side metal wire 3 on the left side shown in
In the embodiment shown in
Likewise,
The metal wire 1 on the right side shown in
In the embodiment shown in
The extended form of each of the metal wires 1 and 3 is not limited thereto. For example, the metal wires 1 and 3 may extend upward from the pad electrode 5 or 7 in the oblique direction (with an angle formed respective to the direction Z) to the upper surface of the resin layer 21. The flexural portion may be bent at any angle other than a right angle.
Further, the metal wires 1 and 3 may have a curved portion (a part with its extending direction continuously changing) instead of the flexural portion (a part with its extending direction discontinuously changing).
Thus, the metal wires 1 and 3 may be any wire that can be used to connect the pad electrode of the light emitting diode to another electrode (lead used in the face up type or the like), and may be, for example, a gold wire, a silver wire, a copper wire, and the like.
The semiconductor device 100 uses the resin layer 21 including the metal wires 1 and 3 therein, so that the growth substrate positioned under the semiconductor chip 30 (n-type semiconductor layer 11) can be removed as mentioned above. Thus, as shown in
When the phosphor layer 25 is provided, the lower surface of the n-type semiconductor layer 11 in contact with the phosphor layer 25 is preferably uneven by being roughened as shown in
The respective elements of the semiconductor device 100 other than the metal wirings 1 and 3 will be described below.
—Semiconductor Chip 30
The semiconductor chip 30 (LED chip) may include a light emitting diode using any types of the p-type semiconductor and n-type semiconductor.
The semiconductor chip 3 in preferable embodiments can be a semiconductor chip including a blue LED, which includes the p-type semiconductor layer 9 and the n-type semiconductor layer 11 are a nitride semiconductor or the like represented by the following formula: InxAlyGa1-x-yN (0≤X, 0≤Y, X+Y≤1). In this case, the semiconductor chip 30 preferably includes a light emission layer (active layer) between the p-type semiconductor layer 9 and the n-type semiconductor layer 11. The light emission layer includes an InGaN layer or the like whose bandgap energy is smaller than that of the semiconductor layers 9 and 11.
The p-type semiconductor layer 9 and the n-type semiconductor layer 11, however, are not limited thereto, and may be a layer containing any semiconductor used for the light emitting diode, for example, containing AlInGaP, AlGaAs, GaP, and the like.
In the light emitting device 100 shown in
—Protective Film 17
The protective film 17 may be formed of any materials used for a light emitting device, for example, an oxide film or the like. In this embodiment shown in
—Full-Face Electrode 13 and Cover Electrode 15
The full-face electrode 13 is formed to cover the substantially entire upper surface of the p-type semiconductor layer 9 to allow the current to uniformly flow through the p-type semiconductor layer 9. The full-face electrode 13 is very effective in being provided on the upper surface of a semiconductor, such as a nitride semiconductor for example, GaN or the like, that cannot easily flow the current uniformly. Suitable materials for the full-face electrode can include a conductive oxide, such as indium tin oxide (ITO), indium zinc oxide (IZO), ZnO, In2O3, or SnO2, and a metal thin film formed of Ag or the like.
The cover electrode 15 is formed over the full-face electrode 13 to suppress the migration of the metal materials in use of the metal thin film as the full-face electrode 13. Preferable materials used for the cover electrode 15b can include, for example, gold (Au), and aluminum (Al).
—Resin Layer 21
Preferably, as shown in
The resin layer 21 may be formed of any kinds of resins. Preferable resins can include a silicone resin, an epoxy resin, and the like.
The resin layer 21 is preferably formed of a white resin. This is because the light reaching the resin layer 21 of the light emitted from the semiconductor chip 30 can be reflected in a large amount.
A protective element such as a zener diode, that can protect the damage to the semiconductor chip 30 due to a high voltage including static electricity, may be provided inside the resin layer 21.
—Connection Electrodes 23a and 23b
The connection electrodes 23a and 23b may be any electrode that can be formed on the resin, and may be formed of metal. Unlike the metal wires 1 and 3, since the connection electrode may be thin (with a small length in the direction Z of
The area of the connection electrode (area as viewed planarly from the direction −Z) is preferably larger than the sectional area of the metal wires 1 and 3 (sectional area of the surface of the wires 1 and 3 perpendicular to the extending direction of the metal wires 1 and 3). This is because when mounting on the mounting substrate, the connection electrode can be more surely connected electrically to the wiring on the mounting substrate.
Phosphor Layer 25
In the case of using the phosphor layer 25, the phosphor layer 25 may be a layer containing any phosphor that can be used in the light emitting device employing the light emitting diode.
For example, when the semiconductor chip contains a blue light emitting diode, suitable phosphor(s) can be, for example, one or more phosphor selected from the group of consisting of a YAG phosphor for emitting green and/or yellow light, a silicate phosphor such as a chlorosilicate phosphor, a SCASN phosphor for emitting red light such as (Sr, Ca) AlSiN3:Eu, and a CASN phosphor such as CaAlSiN3:Eu.
The operation of such a light emitting device 100 will be described below.
The light emitting device 100 is mounted on the mounting substrate as mentioned above. At this time, the connection electrodes 23a and 23b are electrically connected to the wiring on the mounting substrate. Thus, the current flows through the p-side connection electrode 23a, the p-side metal wire 1 and the p-side pad electrode 5 into the semiconductor chip 30. The current output from the semiconductor chip 30 flows through the n-side pad electrode 7, the n-side metal wire 3 and the n-side connection electrode 23b into the wiring on the mounting substrate.
Thus, the supply of the current to the semiconductor chip 30, whereby the light having a desired wavelength is emitted from between the p-type semiconductor layer 9 and the n-type semiconductor layer 11.
When providing the phosphor layer 25, a part of an incident light emitted from the semiconductor chip and entering the phosphor layer 25 is absorbed by the phosphor inside the phosphor layer 25, and the phosphor emits light having a longer wavelength than that of the absorbed light.
In the embodiment shown in
For example, the metal layer for bonding (metal layer formed of Sn, AuSn or the like) that can be melted at a relatively low temperature is previously formed on the wiring of the mounting substrate. The heated melted metal layer serves to connect the wiring on the mounting substrate with the other end of the metal wire 1 and the other end of the metal wire 3. Thereafter, the material of the metal layer solidifies, whereby the light emitting device of this embodiment can be mounted on the mounting substrate.
A method for manufacturing a light emitting device 100 will be described below in the order of processes using
Note that while
The n-type semiconductor layer 11 is formed on the growth substrate 19, and the p-type semiconductor layer 9, the full-face electrode 13, and the cover electrode 15 are formed over the n-type semiconductor layer to form the semiconductor chip 30.
The growth substrate 19 may be any existing substrate used for growing a semiconductor layer suitable for use in the light emitting diode. When the semiconductor chip 30 includes a blue light emitting diode, the growth substrate 19 can be, for example, a sapphire substrate, or a substrate made of silicon carbide (SiC) or gallium nitride (GaN).
Then, the p-side pad electrode 5 is formed on the cover electrode 15, the n-side pad electrode 7 is formed on the n-type semiconductor layer 11, and the protective film 17 is formed on a part of the upper surface of the semiconductor chip 30 without having the p-side pad electrode 5 and the n-side pad electrode 7 thereon.
The processes for forming the semiconductor chip 30, the p-side pad electrode 5, the n-side pad electrode 7, and the protective film 17 in this way can be performed by any methods applicable for manufacture of the light emitting device including the light emitting diode.
By removing the outer periphery of the semiconductor chip 30, especially, the n-type semiconductor layer 11, the growth substrate 19 is exposed to enclose the outer periphery of the semiconductor chip 30 (that is, the n-type semiconductor layer 11) in the top view (in the stage viewed from the direction Z).
This means that the n-type semiconductor layer 11 expanding over the growth substrate (wafer) 19 is separated corresponding to each semiconductor device.
In this way, by exposing the upper surface of the growth substrate 19 along the outer periphery of the semiconductor chip 30, the removal of the growth substrate 19 can be easily performed in the following step.
The exposure of the growth substrate 19 can be performed by etching, for example, by photolithography after forming a resist pattern in a part other than the part where the growth substrate is to be exposed.
As shown in
The metal wire 1 and the metal wire 3 shown in
In the stage shown in
The resin layer 21 can be formed by placing the growth substrate 19 (state shown in
The height (length in the direction Z) of the resin layer 21 shown in
For example, the upper surface of the resin layer 21 shown in
In this way, when the other ends of the metal wire 1 and metal wire 3 are exposed from the resin layer 21 by processing, including grinding, polishing or cutting, in an embodiment of the present invention, as shown in
As shown in
As can be seen from
As mentioned above, the p-side connection electrode 23a and the n-side connection electrode 23b may be a thin metal film formed of, for example, copper. Such a thin metal film can be formed by sputtering.
More specifically, after forming the thin metal film over the entire upper surface of the resin layer 21 by sputtering, a resist pattern is formed only in parts where the p-side connection electrode 23a and the n-side connection electrode 23b are to be formed by photolithography, and then etching is performed, so that the thin metal film serving as the p-side connection electrode 23a or the n-side connection electrode 23b can be maintained only in the desired position.
Alternatively, the following method can be exemplified.
A resist pattern is formed by photolithography in parts of the upper surface of the resin layer 21 where both the connection electrode 23a and the connection electrode 23b are not formed, and then subjected to sputtering. The resist pattern and the thin metal film formed thereon is removed by the liftoff, so that the thin metal film serving as the p-side connection electrode 23a or n-side connection electrode 23b can be maintained only in the desired position.
As can be seen from
The removal of the growth substrate 19 can be performed, for example, by a laser lift-off (LLO) method.
The growth substrate 19 is removed and then the phosphor layer 25 is formed on the lower surface of the n-type semiconductor layer 11, followed by singulating the substrate by dicing (separating the thus-obtained light emitting devices one by one) into the light emitting devices 10.
Preferably, after removing the growth substrate 19, the lower surface of the n-type semiconductor layer 25 is roughened before forming the phosphor layer 25. The roughening can be performed, for example, by wet etching.
The resin containing the material for the phosphor layer is compression-molded into the phosphor layer 25 on the lower surface of the n-type semiconductor layer 11.
Before removing the growth substrate 19, a support substrate, such as glass, may be attached to the upper surface of the resin layer 21 (on the surface opposite to the growth substrate 19) using an adhesive sheet or the like. In this way, the glass support substrate is attached to the upper surface of the resin layer 21, which can suppress the warpage of the wafer caused by removal of the growth substrate 19. The adhesive sheet for use may be any sheet as long as it can be removed from the wafer in the following step. The adhesive sheet for use can be, for example, a minute adhesive sheet, a UV curable adhesive sheet, and the like. Like this embodiment, when providing the phosphor layer 25, the adhesive sheet with excellent heat resistance is preferably used taking into consideration heat generated at the time of compression molding.
The light emitting device according to the first modification is the same as the light emitting device 100 in that the sides of the p-type semiconductor layer 9 and the n-type semiconductor layer 11 are covered with the resin layer 21.
The semiconductor device according to the first modification differs from the light emitting device 100 shown in
The structure of components of the light emitting device according to the first modification other than the above point may be the same as those of the light emitting device 100.
In the embodiment shown in
In this way, in addition to the resin layer 21, at least one of the side surface of the p-type semiconductor layer 9 and the side surface of the n-type semiconductor layer 11 may be covered by the protective film 17.
The side surfaces of the p-type semiconductor layer 9 and the n-type semiconductor layer 11 are covered by the phosphor layer 25, so that a part of light emitted laterally (in the directions X and Y of
The entire outer peripheries of the p-type semiconductor layer 9 and the n-type semiconductor layer 11 are preferably covered by the phosphor layer 25. Alternatively, a part of the outer periphery thereof may have its side surface covered by the phosphor layer 25.
As shown in
In the case of forming the resin layer 21, a resist is formed at parts of the side surfaces of the p-type semiconductor layer 9 and the n-type semiconductor layer to be 11 covered by the phosphor layer 25. After forming the resin layer 21, the resist is removed. In the process of forming the phosphor layer 25, the phosphor layer 25 is also formed at the parts from which the resist is removed.
The light emitting device according to the second modification is the same as the light emitting device 100 of the first modification in that the sides of the p-type semiconductor layer 9 and the n-type semiconductor layer 11 are covered with the phosphor layer 25.
In the semiconductor device according to the first modification, the side surfaces of the p-type semiconductor layer 9 and the n-type semiconductor layer 11 are covered by the phosphor layer 25 via the resin layer 21. In the light emitting device of the second modification, the side surfaces of the p-type semiconductor layer 9 and the n-type semiconductor layer 11 are covered by the phosphor layer 25 without the resin layer 21.
The structure of components of the light emitting device according to the second modification other than the above point may be the same as those of the light emitting device of the first modification.
In the embodiment shown in
In this way, at least one of the side surface of the p-type semiconductor layer 9 and the side surface of the n-type semiconductor layer 11 may be covered by the protective film 17.
The side surfaces of the p-type semiconductor layer 9 and the n-type semiconductor layer 11 are covered by the phosphor layer 25, so that a part of light emitted laterally (in the directions X and Y of
The entire outer peripheries of the p-type semiconductor layer 9 and the n-type semiconductor layer 11 are preferably covered by the phosphor layer 25. Alternatively, a part of the outer periphery thereof may have its side surface covered by the phosphor layer 25.
As shown in
As shown in
The phosphor layer 25 according to the second modification can be obtained, for example, by forming the resin layer 21 not to cover the side surface of the p-type semiconductor layer 9 and the side surface of the n-type semiconductor layer 11 (if necessary, also parts of the upper surfaces of the p-type semiconductor layer 9 and n-type semiconductor layer 11) in forming (compression molding) of the resin layer 21, and by allowing the phosphor layer (for example, resin layer containing phosphor) 25 into between the die and the p-type semiconductor layer 9 and n-type semiconductor layer 11 in forming (compression molding) of the phosphor layer 25.
In the light emitting device 100A, the metal wire 3 has a U-like shape (with its lower side opened, which is called “reversed U-like shape”). The metal wire 3 has bumps formed at both ends thereof and connected to different n-side pad electrodes 7. A part of an intermediate part positioned between both ends of the metal wire 3 is exposed from the upper surface of the resin layer 21, which is in contact with the lower surface of the n-side connection electrode 23b.
The structure of components of the light emitting device 100A other than the above point may be the same as those of the light emitting device 100.
As can be seen from
The U-like shaped metal wire 3 can be formed by the following step (1) of previously forming a bump on one n-side pad electrode 7 by bump bonding, and step (2) of performing ball bonding (first bonding) on another n-side pad electrode 7 to form a U-like shaped wire loop by moving a capillary for supply of the wire in a U-like shape, and forming stitch bonding (second bonding) on the bump formed in the step (1).
Alternatively, the step (1) may be omitted, and one end of the U-like shaped wire loop may be connected to one n-side pad electrode 7 without forming the bumps.
In the embodiment shown in
In grinding or polishing the resin layer 21 up to the section taken along line A-A, the metal wire 3 is also ground or polished so that the exposed surface of the metal wire 3 is preferably at the same plane (flush) with the outer surface (upper surface) of the resin layer 21. The connection electrode 23b formed at the outer surface of the resin layer 21 can be surely brought into contact with the metal wire 3.
In the embodiment shown in
However, the metal wire is not limited thereto. The metal wire 1 may have any shape, for example, the same U-like shape as that of the metal wire 3 (note that in this case, the metal wire 1 may have a part of an intermediate part thereof positioned between its both ends exposed from the upper surface of the resin layer 21 to be brought into contact with the lower surface of the p-side connection electrode 23), or a crank shape.
Also, the metal wire 3 with any shape, such a linear shape or a crank shape, may be added to the above-mentioned U-like shaped metal wire 3.
The metal wire 3 of the light emitting device 100B has the same U-like shape as that of the light emitting device 100A. The light emitting device 100B is the same as the light emitting device 100A in that the bottom of the U-like shape of the metal wire 3 is exposed from the surface of the resin layer 21.
The light emitting device 100B has the U-like shaped metal wire 1 with the bottom of the U-like shape exposed from the surface of the resin layer 21 (while an exposed part extends in the direction Y as shown in
Unlike the light emitting device 100A, the light emitting device 100B is not provided with the connection electrodes 23a and 23b each of which is connected with the p-side metal wire 1 and the n-side metal wire 3, respectively. Instead of this, the bottom of the U-like shape of the p-side metal 1, that is, the part exposed from the resin layer 21 is used as the p-side connection electrode. The bottom of the U-like shape of the n-side metal 1, that is, the part exposed from the resin layer 21 is used as the n-side connection electrode.
With this arrangement, the step of forming the connection electrodes 23a and 23b by sputtering or the like can be omitted.
In the embodiment shown in
As shown in
Thus, the metal wire 3 establishes the connection between the n-side pad electrode 7 and the n-side connection electrode 23b via a part of the bump stack.
As shown in
Thus, the metal wire 1 establishes the connection between the p-side pad electrode 5 and the p-side connection electrode 23a via a part of the bump stack.
The bump laminate can be easily formed by stacking the bumps in turn by normal bump bonding.
The connection between the other end of each of the metal wires 1 and 3 (end not connected to the pad electrode) and one bump of the bump sacking can be easily made, for example, by performing second bonding on the bump (connecting one end to the pad electrode by stitch bonding the one end), and further stacking a bump on the second bonding part. Since the metal wires 1 or metal wires 3 can be connected to one bump stack, the metal wires 1 or metal wires 3 can be gathered into the bump stack, whereby the connection electrode 23a and/or connection electrode 23b can be arranged in a relatively simple form.
In the embodiment shown in
The light emitting device 100D of the second embodiment is a so-called side-view type light emitting device in which the p-side connection electrode and the n-side connection electrode are disposed at one of the outer surfaces of the resin layer 21 perpendicular to the other surface thereof with the p-side pad electrode 5 and the n-side pad electrode 7 of the semiconductor chip 30 formed thereat.
Referring to
The two light emitting devices shown in
Features of the light emitting device 100D will be described below. Unless otherwise specified, the respective elements of the light emitting device 100D have the same structures as those of the elements represented by the same reference numerals in the drawings associated with the first embodiment.
As shown in
A part (for example, end surface) of the horizontally extending portion of the metal wire 1 exposed at the side surface of the resin layer 21 functions as the p-side connection electrode.
A metal thin film contacting and covering the part of the metal wire 1 exposed to the side surface of the resin layer 21 may be provided at the side surface of the resin layer 21 as needed, whereby the metal thin film may be used as the p-side connection electrode.
In the embodiment shown in
As shown in
As shown in
The horizontally extending portion of the metal wire 3 may have one or more portions selected from the branch portion, the flexural portion and the curved portion.
The horizontal portion of the metal wire 1 may also have one or more portions selected from the branch portion, the flexural portion and the curved portion.
The horizontally extending portion of the metal wire 3 is configured to have its part exposed from the side surface of the resin layer 21 (from the X-Z surface in the embodiment shown in
A part (for example, end surface) of the horizontally extending portion of the metal wire 3 exposed at the side surface of the resin layer 21 functions as the n-side connection electrode.
A metal thin film contacting and covering the part of the metal wire 3 exposed to the side surface of the resin layer 21 may be provided at the side surface of the resin layer 21 as needed, whereby the metal thin film may be used as the n-side connection electrode.
In the embodiment shown in
In the light emitting device 100D with the above structure, the p-side and n-side pad electrodes 5 and 7, an exposed portion of the metal wire 1 serving as the p-side connection electrode, and another exposed portion of the metal wire 3 serving as the n-side connection electrode are positioned on the same side (upper surface side) with respect to the semiconductor chip 3. The light emitting device 100D is mounted over the mounting substrate using as a mounting surface the side surfaces of the resin layer 21 on which the n-side and p-side connection electrodes are formed.
In the embodiment shown in
In the embodiment shown in
Number | Date | Country | Kind |
---|---|---|---|
2013-094235 | Apr 2013 | JP | national |
2014-057970 | Mar 2014 | JP | national |
This application is a continuation of U.S. patent application Ser. No. 14/745,120, filed Jun. 19, 2015, now U.S. Pat. No. 9,461,216 B2, which is a continuation of U.S. patent application Ser. No. 14/261,136, filed Apr. 24, 2014, now U.S. Pat. No. 9,093,612 B2, and claims priority under the Paris Convention to Japanese Patent Application No. 2013-094235 filed on Apr. 26, 2013 and Japanese Patent Application No. 2014-057970 filed on Mar. 20, 2014. The contents of these applications are hereby incorporated by reference in their entireties.
Number | Name | Date | Kind |
---|---|---|---|
6331450 | Uemura | Dec 2001 | B1 |
6649941 | Uemura | Nov 2003 | B2 |
7009305 | Carberry | Mar 2006 | B2 |
8116383 | Kuo et al. | Feb 2012 | B2 |
8766287 | Moon et al. | Jul 2014 | B2 |
8922008 | Myung | Dec 2014 | B2 |
9076948 | Miyoshi | Jul 2015 | B2 |
9093612 | Yoneda | Jul 2015 | B2 |
9276181 | Miyoshi | Mar 2016 | B2 |
9461216 | Yoneda | Oct 2016 | B2 |
20020017727 | Uemura | Feb 2002 | A1 |
20080173884 | Chitnis | Jul 2008 | A1 |
20080179611 | Chitnis et al. | Jul 2008 | A1 |
20100148198 | Sugizaki et al. | Jun 2010 | A1 |
20110068359 | Yahata et al. | Mar 2011 | A1 |
20120097972 | Sugizaki et al. | Apr 2012 | A1 |
20120168753 | Sanga | Jul 2012 | A1 |
20130020554 | Yang | Jan 2013 | A1 |
Number | Date | Country |
---|---|---|
2 528 120 | Nov 2012 | EP |
05-299530 | Nov 1993 | JP |
H06-38266 | May 1994 | JP |
2000-244012 | Sep 2000 | JP |
2003-282957 | Oct 2003 | JP |
2008-251794 | Oct 2008 | JP |
2010-141176 | Jun 2010 | JP |
2011-066304 | Mar 2011 | JP |
2012-142326 | Jul 2012 | JP |
2013-089667 | May 2013 | JP |
WO-2009009436 | Jan 2009 | WO |
Entry |
---|
Extended European Search Report issued in Application No. 14165717.1 dated Sep. 19, 2014. |
Notice of Allowance issued in U.S. Appl. No. 14/261,136 dated Mar. 20, 2015. |
Non-Final Office Action issued in U.S. Appl. No. 14/745,120 dated Feb. 17, 2016. |
Notice of Allowance issued in U.S. Appl. No. 14/745,120 dated Jun. 1, 2016. |
Number | Date | Country | |
---|---|---|---|
20160365498 A1 | Dec 2016 | US |
Number | Date | Country | |
---|---|---|---|
Parent | 14745120 | Jun 2015 | US |
Child | 15247188 | US | |
Parent | 14261136 | Apr 2014 | US |
Child | 14745120 | US |