This application is related to U.S. patent application Ser. No. 12/046,939, which is being filed on the same day as the present application, entitled “Semiconductor Die Package Including Multiple Semiconductor Dice”, and which is herein incorporated by reference in its entirety for all purposes.
Portable devices such as cell phones are proliferating. There is consequently a need for smaller semiconductor die packages with better heat dissipation properties.
One particular area where a small semiconductor die package would be useful is in a circuit, which provides over-voltage protection (OVP) for a connection that includes D+/D− lines. One company, On Semi, produces a semiconductor die package which includes this function (a Vbus OVP function). However, it is a dual co-planar dice package. It does not have a D+/D− connectivity detection function in a stacked dual dice package as in embodiments of the invention.
Embodiments of the invention address the above problems and other problems individually and collectively.
Embodiments of the invention are directed to semiconductor die packages and methods for making the same.
One embodiment of the invention is directed to a semiconductor die package. The semiconductor die package includes a leadframe structure, a first semiconductor die comprising a first surface attached to a first side of the leadframe structure, and a second semiconductor die attached to a second side of the leadframe structure. The second semiconductor die comprises an integrated circuit die. A housing material is formed over at least a portion of the leadframe structure, and protects the first semiconductor die and the second semiconductor die. An exterior surface of the molding material may be substantially coplanar with the first surface of the semiconductor die, and the first surface may be exposed through the molding material.
Another embodiment the invention is directed to a semiconductor die package comprising a first semiconductor die comprising a power transistor, and a second semiconductor die comprising an integrated circuit. The first semiconductor die is configured to detect a USB device. The first semiconductor die and the second semiconductor die are stacked within the semiconductor die package.
Another embodiment of the invention is directed to a method including obtaining a leadframe structure, attaching a first semiconductor die comprising a first surface to a first side of the leadframe structure, and attaching a second semiconductor die to a second side of the leadframe structure. The second semiconductor die comprises an integrated circuit die. The method also includes forming a housing material over at least a portion of the leadframe structure. In the formed semiconductor die package, the exterior surface of the molding material may be substantially coplanar with the first surface of the semiconductor die and the first surface may be exposed through the molding material.
Another embodiment of the invention is directed to a method for making semiconductor die package. The method comprises obtaining a first semiconductor die comprising a power transistor, and stacking a second semiconductor die comprising an integrated circuit on the first semiconductor die, the second semiconductor die being configured to detect a USB device.
These and other embodiments of the invention are described in further detail in the Detailed Description with reference to the Figures.
a)-11(f) show precursors that are formed during a process of forming a semiconductor die package.
In the Figures, like numerals may designate like elements and the descriptions of elements may not be repeated.
Embodiments of the invention are directed to a method of designing an electrical interconnection between an integrated circuit (or IC) die and a leadframe structure in a housing such as a molded housing structure. In embodiments of the invention, the leadframe structure can provide both electrical connections and thermal paths for semiconductor dice mounted on it.
Another embodiment of the invention is directed to a method for designing a cavity in a molded housing, where the molded housing houses at least an integrated circuit die and the leadframe structure. A power MOSFET die with solder bumps attached to it may be flip chip attached to the bottom surface defining the cavity. Source and gate connection pad portions in the leadframe structure can be exposed by the molding material at the bottom of the formed cavity.
Embodiments of the invention are also directed to methods of making semiconductor die packages. Such embodiments include methods for attaching a semiconductor die to the bottom of the above-described cavity, and filling a gap between the die and walls forming the cavity with a material such as an underfill material. The underfill material stabilizes the semiconductor die within the cavity.
Embodiments of the invention also provide for a stacked and embedded dice package switch for a cell phone system level application, which can combine an integrated circuit die, and a power transistor die (e.g., a p-channel MOSFET flip chip, which is commercially available from the assignee of the present application). Embodiments of the invention can provide a power protection function for a Vbus pin, and over voltage protection with D+/D− connectivity detection.
A package according to an embodiment of the invention can have a standard industry pin out. An exposed MOSFET drain region can provide both an electrical connect pin (Vout) and a thermal path to the outside environment. In a package according to an embodiment of the invention, multiple thermal paths are designed in the DAP (die attach paddle or pad) of the leadframe structure for additional thermal transfer capability.
A top perspective view of a semiconductor die package 100 according to an embodiment of the invention is shown in
An insulating material 52 fills a gap between the die 26 and the molding material 24, and covers the edges of the die 26. The insulating material 52 can comprise an underfill material, such as an epoxy compound, and may be the same or different than the molding material 24.
In this specific embodiment, the leads 20(c) can be designated as follows: Vbus (power input from charger, USB device, or handheld battery), D− (USB data input), D+ (USB data input), R1 (or alternatively LS ctrl or load switch control), Vss (device ground), Flag2 (over/under voltage flag), and Flag 1 (charger/USB device detect flag). The leads 20(c) can additionally or alternatively form thermal paths to the outside environment. The die surface 26(a) may form a Vout (output voltage) connection for the semiconductor die package 100 so that a separate lead for Vout is not needed. This saves a lead so that the saved lead can advantageously be used for some other function.
The first semiconductor die 26 may include any suitable semiconductor device. Suitable devices may include vertical or horizontal devices. Vertical devices have at least an input at one side of the die and an output at the other side of the die so that current can flow vertically through the die. Horizontal devices include at least one input at one side of the die and at least one output at the same side of the die so that current flows horizontally through the die. Exemplary vertical power devices are also described in U.S. patent application Ser. Nos. 6,274,905 and 6,351,018, both of which are assigned to the same assignee as the present application, and both of which are herein incorporated by reference in their entirety for all purposes.
Vertical power transistors include VDMOS transistors and vertical bipolar transistors. A VDMOS transistor is a MOSFET that has two or more semiconductor regions formed by diffusion. It has a source region, a drain region, and a gate. The device is vertical in that the source region and the drain region are at opposite surfaces of the semiconductor die. The gate may be a trenched gate structure or a planar gate structure, and is formed at the same surface as the source region. Trenched gate structures are preferred, since trenched gate structures are narrower and occupy less space than planar gate structures. During operation, the current flow from the source region to the drain region in a VDMOS device is substantially perpendicular to the die surfaces.
In some embodiments, the first semiconductor die 26 may be a semiconductor die with a discrete device such a power MOSFET. For example, the first semiconductor die 26 may be a P-channel MOSFET die that is commercially available from Fairchild Semiconductor Corp.
The second semiconductor die 30 may comprises an integrated circuit die. An integrated circuit die comprises many electrical devices within the die, and may be configured to perform control or detection functions. For example, the integrated circuit die may be configured to detect the presence of a USB device or a battery charger. An integrated circuit die can be compared to a die with only one discrete device. Various types of integrated circuit dice could be used in other embodiments of the invention.
Referring to
Additional views of the semiconductor die package are shown in
A method according to an embodiment of the invention can be described with reference to
a) shows a leadframe structure 10. It may be obtained in any suitable manner. For example, it may be manufactured, as explained below, or it may be otherwise obtained from a commercial source.
The term “leadframe structure” can refer to a structure that is derived from or is the same as a leadframe. Each leadframe structure can include two or more leads with lead surfaces and a die attach region. The leads extend laterally from the die attach region. A single lead frame structure may include a gate lead structure, and a source lead structure.
The leadframe structure 20 may comprise any suitable material. Exemplary leadframe structure materials include metals such as copper, aluminum, etc., and alloys thereof. The leadframe structures may also include plated layers such as plated layers of gold, chromium, silver, palladium, nickel, etc. The leadframe structure may also have any suitable thickness, including a thickness less than about 1 mm (e.g., less than about 0.5 mm).
The leadframe structure can be stamped, etched and/or patterned using conventional processes to shape the leads or other portions of the leadframe structure. For example, the leadframe structure can be formed by stamping, and by etching a continuous conductive sheet to form a predetermined pattern. Before or after etching, the leadframe structure can also optionally be stamped so that a die attach surface of the leadframe structure is downset with respect to the lead surfaces of the leads of the leadframe structure. If stamping is used, the leadframe structure may be one of many leadframe structures in an array of leadframe structures that are connected by tie-bars. The leadframe structure array may also be cut to separate the leadframe structures from other leadframe structures. As a result of cutting, portions of a leadframe structure in a final semiconductor die package such as a source lead and a gate lead may be electrically and mechanically uncoupled from each other. Thus, a leadframe structure may be a continuous metallic structure or a discontinuous metallic structure.
Referring to
Then, as shown in
Referring to
The dimensions of the cavity 54 are larger than the dimensions of the first semiconductor die 26, so that the cavity 54 can receive the first semiconductor die 26. Solder balls 22 are at a front side of the first semiconductor die 26. The bumped first semiconductor die 26 can then be flipped over and mounted on the gate die attach pad portion 24(f) and the source die attach pad portion 20(f), and within the cavity 54 as shown in
As shown in
The terminal connections in the device 400 can be as follows in an exemplary embodiment: Vbus (power connection from a charger or other external power source); D− input (USB data input); D+ input (USB data input); Gnd (device ground pin); Flag 2 (indicates if Vbus is out of voltage range (e.g., 3.3V-6V)); Flag 1 (indicates if D− and D+ are shorted; low: standard USB device; high: charger; standard output drive H=2.5V, L=0.8V).
Although specific circuits are shown in
Embodiments of the invention have advantages. For example, embodiments of the invention are compact, since semiconductor dice can be stacked on each other. In addition, heat is efficiently dissipated in embodiments of the invention, since at least one of the dice in the package is exposed to the external environment. Further, embodiments of the invention can use standard flip chip technology.
The terms and expressions which have been employed herein are used as terms of description and not of limitation, and there is no intention in the use of such terms and expressions of excluding equivalents of the features shown and described, or portions thereof, it being recognized that various modifications are possible within the scope of the invention claimed. Moreover, any one or more features of any embodiment of the invention may be combined with any one or more other features of any other embodiment of the invention, without departing from the scope of the invention. For example, although a semiconductor die package with two dice are shown, other embodiments of the invention may include more than two semiconductor dice within a single semiconductor die package.
All patent applications, patents and publications noted above are herein incorporated by reference in their entirety for all purposes. None is admitted to be prior art.
Number | Name | Date | Kind |
---|---|---|---|
4731701 | Kuo et al. | Mar 1988 | A |
4751199 | Phy | Jun 1988 | A |
4772935 | Lawler et al. | Sep 1988 | A |
4791473 | Phy | Dec 1988 | A |
4796080 | Phy | Jan 1989 | A |
4839717 | Phy et al. | Jun 1989 | A |
4890153 | Wu | Dec 1989 | A |
5327325 | Nicewarner, Jr. et al. | Jul 1994 | A |
5646446 | Nicewarner, Jr. et al. | Jul 1997 | A |
5776797 | Nicewarner, Jr. et al. | Jul 1998 | A |
6133634 | Joshi | Oct 2000 | A |
6329706 | Nam | Dec 2001 | B1 |
6432750 | Jeon et al. | Aug 2002 | B2 |
6489678 | Joshi | Dec 2002 | B1 |
6556750 | Constantino et al. | Apr 2003 | B2 |
6566749 | Joshi et al. | May 2003 | B1 |
6574107 | Jeon et al. | Jun 2003 | B2 |
6621152 | Choi et al. | Sep 2003 | B2 |
6627991 | Joshi | Sep 2003 | B1 |
6645791 | Noquil et al. | Nov 2003 | B2 |
6674157 | Lang | Jan 2004 | B2 |
6683375 | Joshi et al. | Jan 2004 | B2 |
6696321 | Joshi | Feb 2004 | B2 |
6720642 | Joshi et al. | Apr 2004 | B1 |
6731003 | Joshi et al. | May 2004 | B2 |
6740541 | Rajeev | May 2004 | B2 |
6756689 | Nam et al. | Jun 2004 | B2 |
6774465 | Lee et al. | Aug 2004 | B2 |
6777767 | Badehi | Aug 2004 | B2 |
6777800 | Madrid et al. | Aug 2004 | B2 |
6806580 | Joshi et al. | Oct 2004 | B2 |
6830959 | Estacio | Dec 2004 | B2 |
6836023 | Joshi et al. | Dec 2004 | B2 |
6867481 | Joshi et al. | Mar 2005 | B2 |
6867489 | Estacio | Mar 2005 | B1 |
6891256 | Joshi et al. | May 2005 | B2 |
6891257 | Chong et al. | May 2005 | B2 |
6893901 | Madrid | May 2005 | B2 |
6943434 | Tangpuz et al. | Sep 2005 | B2 |
6989588 | Quinones et al. | Jan 2006 | B2 |
6992384 | Joshi | Jan 2006 | B2 |
7022548 | Joshi et al. | Apr 2006 | B2 |
7023077 | Madrid | Apr 2006 | B2 |
7061077 | Joshi | Jun 2006 | B2 |
7061080 | Jeun et al. | Jun 2006 | B2 |
7081666 | Joshi et al. | Jul 2006 | B2 |
7122884 | Cabahug et al. | Oct 2006 | B2 |
7154168 | Joshi et al. | Dec 2006 | B2 |
7157799 | Noquil et al. | Jan 2007 | B2 |
7196313 | Quinones et al. | Mar 2007 | B2 |
7199461 | Son et al. | Apr 2007 | B2 |
7208819 | Jeun et al. | Apr 2007 | B2 |
7215011 | Joshi et al. | May 2007 | B2 |
7217594 | Manatad | May 2007 | B2 |
7242076 | Dolan | Jul 2007 | B2 |
7256479 | Noquil et al. | Aug 2007 | B2 |
7264997 | Kameyama et al. | Sep 2007 | B2 |
7268414 | Choi et al. | Sep 2007 | B2 |
7271497 | Joshi et al. | Sep 2007 | B2 |
7285849 | Cruz et al. | Oct 2007 | B2 |
7315077 | Choi et al. | Jan 2008 | B2 |
7332806 | Joshi et al. | Feb 2008 | B2 |
20030042587 | Lee | Mar 2003 | A1 |
20030080398 | Badehi | May 2003 | A1 |
20030102489 | Nam et al. | Jun 2003 | A1 |
20070045785 | Noquil | Mar 2007 | A1 |
20090039484 | Mahler et al. | Feb 2009 | A1 |
Number | Date | Country |
---|---|---|
05-235260 | Jun 2003 | JP |
07-030051 | Jan 2005 | JP |
Number | Date | Country | |
---|---|---|---|
20090230537 A1 | Sep 2009 | US |